aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEmmanuel Vadot <manu@FreeBSD.org>2022-11-15 18:51:46 +0000
committerEmmanuel Vadot <manu@FreeBSD.org>2022-11-15 18:51:46 +0000
commit8bf583e1ce183a262b726a119817ffe4b6462794 (patch)
treee592abc1e0c2d16e8e4658093e102fe4adf994ed
parent0085f59d9e1122295aecf220d1a6ee6ffe7b023c (diff)
downloadsrc-vendor/device-tree.tar.gz
src-vendor/device-tree.zip
Import device-tree files from Linux 6.0vendor/device-tree/6.0vendor/device-tree
-rw-r--r--Bindings/Makefile4
-rw-r--r--Bindings/arm/altera.yaml10
-rw-r--r--Bindings/arm/amlogic/amlogic,meson-gx-ao-secure.yaml2
-rw-r--r--Bindings/arm/arm,coresight-catu.yaml101
-rw-r--r--Bindings/arm/arm,coresight-cpu-debug.yaml81
-rw-r--r--Bindings/arm/arm,coresight-cti.yaml331
-rw-r--r--Bindings/arm/arm,coresight-dynamic-funnel.yaml126
-rw-r--r--Bindings/arm/arm,coresight-dynamic-replicator.yaml126
-rw-r--r--Bindings/arm/arm,coresight-etb10.yaml92
-rw-r--r--Bindings/arm/arm,coresight-etm.yaml156
-rw-r--r--Bindings/arm/arm,coresight-static-funnel.yaml90
-rw-r--r--Bindings/arm/arm,coresight-static-replicator.yaml91
-rw-r--r--Bindings/arm/arm,coresight-stm.yaml101
-rw-r--r--Bindings/arm/arm,coresight-tmc.yaml131
-rw-r--r--Bindings/arm/arm,coresight-tpiu.yaml91
-rw-r--r--Bindings/arm/arm,embedded-trace-extension.yaml74
-rw-r--r--Bindings/arm/arm,trace-buffer-extension.yaml49
-rw-r--r--Bindings/arm/aspeed/aspeed.yaml87
-rw-r--r--Bindings/arm/atmel-at91.yaml6
-rw-r--r--Bindings/arm/atmel-sysregs.txt15
-rw-r--r--Bindings/arm/bcm/brcm,bcm4708.yaml7
-rw-r--r--Bindings/arm/bcm/brcm,bcmbca.yaml93
-rw-r--r--Bindings/arm/cpus.yaml2
-rw-r--r--Bindings/arm/fsl.yaml61
-rw-r--r--Bindings/arm/marvell/ap80x-system-controller.txt2
-rw-r--r--Bindings/arm/marvell/cp110-system-controller.txt2
-rw-r--r--Bindings/arm/marvell/marvell,ac5.yaml32
-rw-r--r--Bindings/arm/mediatek.yaml30
-rw-r--r--Bindings/arm/mediatek/mediatek,mt8186-sys-clock.yaml3
-rw-r--r--Bindings/arm/mediatek/mediatek,mt8192-clock.yaml8
-rw-r--r--Bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml3
-rw-r--r--Bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml3
-rw-r--r--Bindings/arm/mediatek/mediatek,pericfg.yaml1
-rw-r--r--Bindings/arm/msm/qcom,saw2.txt2
-rw-r--r--Bindings/arm/npcm/npcm.yaml7
-rw-r--r--Bindings/arm/npcm/nuvoton,gcr.yaml2
-rw-r--r--Bindings/arm/qcom.yaml443
-rw-r--r--Bindings/arm/rockchip.yaml5
-rw-r--r--Bindings/arm/samsung/samsung-soc.yaml40
-rw-r--r--Bindings/arm/stm32/stm32.yaml8
-rw-r--r--Bindings/arm/sunplus,sp7021.yaml29
-rw-r--r--Bindings/arm/sunxi.yaml10
-rw-r--r--Bindings/arm/sunxi/allwinner,sun4i-a10-mbus.yaml24
-rw-r--r--Bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml1
-rw-r--r--Bindings/arm/tegra/nvidia,tegra194-axi2apb.yaml40
-rw-r--r--Bindings/arm/tegra/nvidia,tegra194-cbb.yaml97
-rw-r--r--Bindings/arm/tegra/nvidia,tegra20-pmc.yaml2
-rw-r--r--Bindings/arm/tegra/nvidia,tegra234-cbb.yaml74
-rw-r--r--Bindings/arm/vexpress-sysreg.yaml10
-rw-r--r--Bindings/ata/ceva,ahci-1v84.yaml189
-rw-r--r--Bindings/bus/qcom,ssc-block-bus.yaml25
-rw-r--r--Bindings/chrome/google,cros-ec-typec.yaml15
-rw-r--r--Bindings/chrome/google,cros-kbd-led-backlight.yaml35
-rw-r--r--Bindings/clock/allwinner,sun8i-a83t-de2-clk.yaml3
-rw-r--r--Bindings/clock/fixed-factor-clock.yaml1
-rw-r--r--Bindings/clock/fsl,scu-clk.yaml43
-rw-r--r--Bindings/clock/nuvoton,npcm845-clk.yaml49
-rw-r--r--Bindings/clock/qcom,dispcc-sm8x50.yaml6
-rw-r--r--Bindings/clock/qcom,gcc-apq8064.yaml40
-rw-r--r--Bindings/clock/qcom,gcc-ipq8074.yaml5
-rw-r--r--Bindings/clock/qcom,gcc-msm8996.yaml16
-rw-r--r--Bindings/clock/qcom,gcc-other.yaml5
-rw-r--r--Bindings/clock/qcom,gcc-sdm845.yaml3
-rw-r--r--Bindings/clock/qcom,gpucc-sm8350.yaml72
-rw-r--r--Bindings/clock/qcom,rpmcc.yaml85
-rw-r--r--Bindings/clock/qcom,sm8450-camcc.yaml80
-rw-r--r--Bindings/clock/renesas,rzg2l-cpg.yaml7
-rw-r--r--Bindings/clock/samsung,exynos7885-clock.yaml27
-rw-r--r--Bindings/clock/sprd,ums512-clk.yaml71
-rw-r--r--Bindings/clock/st,stm32mp1-rcc.yaml1
-rw-r--r--Bindings/clock/st/st,flexgen.txt2
-rw-r--r--Bindings/clock/sunplus,sp7021-clkc.yaml52
-rw-r--r--Bindings/clock/ti/davinci/pll.txt2
-rw-r--r--Bindings/clock/ti/dra7-atl.txt2
-rw-r--r--Bindings/connector/usb-connector.yaml152
-rw-r--r--Bindings/cpufreq/cpufreq-qcom-hw.yaml1
-rw-r--r--Bindings/cpufreq/qcom-cpufreq-nvmem.yaml11
-rw-r--r--Bindings/display/allwinner,sun4i-a10-tcon.yaml4
-rw-r--r--Bindings/display/amlogic,meson-dw-hdmi.yaml2
-rw-r--r--Bindings/display/amlogic,meson-vpu.yaml2
-rw-r--r--Bindings/display/arm,pl11x.yaml15
-rw-r--r--Bindings/display/atmel,lcdc.txt1
-rw-r--r--Bindings/display/bridge/analogix,anx7625.yaml19
-rw-r--r--Bindings/display/bridge/analogix,anx7814.yaml2
-rw-r--r--Bindings/display/bridge/fsl,imx8qxp-ldb.yaml173
-rw-r--r--Bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml144
-rw-r--r--Bindings/display/bridge/fsl,imx8qxp-pixel-link.yaml144
-rw-r--r--Bindings/display/bridge/fsl,imx8qxp-pxl2dpi.yaml108
-rw-r--r--Bindings/display/bridge/fsl,ldb.yaml16
-rw-r--r--Bindings/display/bridge/ingenic,jz4780-hdmi.yaml1
-rw-r--r--Bindings/display/bridge/ite,it66121.yaml2
-rw-r--r--Bindings/display/bridge/sil,sii9022.yaml131
-rw-r--r--Bindings/display/bridge/ti,dlpc3433.yaml117
-rw-r--r--Bindings/display/fsl,lcdif.yaml1
-rw-r--r--Bindings/display/mediatek/mediatek,dpi.yaml11
-rw-r--r--Bindings/display/mediatek/mediatek,dsi.yaml116
-rw-r--r--Bindings/display/mediatek/mediatek,mdp-rdma.yaml88
-rw-r--r--Bindings/display/msm/dp-controller.yaml8
-rw-r--r--Bindings/display/msm/hdmi.yaml232
-rw-r--r--Bindings/display/panel/arm,rtsm-display.yaml27
-rw-r--r--Bindings/display/panel/ebbg,ft8719.yaml74
-rw-r--r--Bindings/display/panel/feiyang,fy07024di26a30d.yaml1
-rw-r--r--Bindings/display/panel/ilitek,ili9341.yaml49
-rw-r--r--Bindings/display/panel/lg,lg4573.yaml2
-rw-r--r--Bindings/display/panel/lgphilips,lb035q02.yaml3
-rw-r--r--Bindings/display/panel/novatek,nt36672a.yaml2
-rw-r--r--Bindings/display/panel/panel-simple.yaml8
-rw-r--r--Bindings/display/panel/raydium,rm67191.yaml1
-rw-r--r--Bindings/display/panel/samsung,ld9040.yaml3
-rw-r--r--Bindings/display/panel/sgd,gktw70sdae4se.yaml2
-rw-r--r--Bindings/display/panel/sharp,lq101r1sx01.yaml7
-rw-r--r--Bindings/display/panel/sitronix,st7789v.yaml3
-rw-r--r--Bindings/display/panel/tpo,td.yaml3
-rw-r--r--Bindings/display/samsung/samsung,exynos-hdmi-ddc.yaml1
-rw-r--r--Bindings/display/samsung/samsung,exynos-hdmi.yaml1
-rw-r--r--Bindings/display/samsung/samsung,exynos-mixer.yaml1
-rw-r--r--Bindings/display/samsung/samsung,exynos5433-decon.yaml1
-rw-r--r--Bindings/display/samsung/samsung,exynos5433-mic.yaml1
-rw-r--r--Bindings/display/samsung/samsung,exynos7-decon.yaml1
-rw-r--r--Bindings/display/samsung/samsung,fimd.yaml1
-rw-r--r--Bindings/display/simple-framebuffer.yaml1
-rw-r--r--Bindings/display/sitronix,st7735r.yaml1
-rw-r--r--Bindings/display/solomon,ssd1307fb.yaml7
-rw-r--r--Bindings/display/tegra/nvidia,tegra114-mipi.yaml74
-rw-r--r--Bindings/display/tegra/nvidia,tegra124-dpaux.yaml152
-rw-r--r--Bindings/display/tegra/nvidia,tegra124-sor.yaml197
-rw-r--r--Bindings/display/tegra/nvidia,tegra124-vic.yaml72
-rw-r--r--Bindings/display/tegra/nvidia,tegra186-dc.yaml85
-rw-r--r--Bindings/display/tegra/nvidia,tegra186-display.yaml310
-rw-r--r--Bindings/display/tegra/nvidia,tegra186-dsi-padctl.yaml45
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-dc.yaml183
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-dsi.yaml159
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-epp.yaml70
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-gr2d.yaml74
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-gr3d.yaml215
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-hdmi.yaml126
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-host1x.yaml431
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-isp.yaml67
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-mpe.yaml73
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-tvo.yaml58
-rw-r--r--Bindings/display/tegra/nvidia,tegra20-vi.yaml163
-rw-r--r--Bindings/display/tegra/nvidia,tegra210-csi.yaml52
-rw-r--r--Bindings/dma/apple,admac.yaml80
-rw-r--r--Bindings/dma/fsl,edma.yaml155
-rw-r--r--Bindings/dma/mediatek,uart-dma.yaml1
-rw-r--r--Bindings/dma/moxa,moxart-dma.txt4
-rw-r--r--Bindings/dma/nvidia,tegra186-gpc-dma.yaml4
-rw-r--r--Bindings/dma/qcom,bam-dma.yaml100
-rw-r--r--Bindings/dma/snps,dw-axi-dmac.yaml7
-rw-r--r--Bindings/dma/stericsson,dma40.yaml159
-rw-r--r--Bindings/dsp/mediatek,mt8186-dsp.yaml91
-rw-r--r--Bindings/dsp/mediatek,mt8195-dsp.yaml10
-rw-r--r--Bindings/eeprom/at25.yaml5
-rw-r--r--Bindings/eeprom/microchip,93lc46b.yaml69
-rw-r--r--Bindings/firmware/arm,scmi.yaml10
-rw-r--r--Bindings/firmware/fsl,scu.yaml210
-rw-r--r--Bindings/firmware/qcom,scm.txt4
-rw-r--r--Bindings/fpga/fpga-region.txt2
-rw-r--r--Bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml44
-rw-r--r--Bindings/gpio/fsl-imx-gpio.yaml2
-rw-r--r--Bindings/gpio/gpio-mvebu.yaml146
-rw-r--r--Bindings/gpio/gpio-pca9570.yaml1
-rw-r--r--Bindings/gpio/gpio-pisosr.txt2
-rw-r--r--Bindings/gpio/gpio-tpic2810.yaml51
-rw-r--r--Bindings/gpio/gpio-zynq.yaml59
-rw-r--r--Bindings/gpio/renesas,rcar-gpio.yaml4
-rw-r--r--Bindings/gpio/rockchip,gpio-bank.yaml2
-rw-r--r--Bindings/gpio/sifive,gpio.yaml4
-rw-r--r--Bindings/gpio/x-powers,axp209-gpio.yaml6
-rw-r--r--Bindings/gpu/arm,mali-bifrost.yaml25
-rw-r--r--Bindings/gpu/brcm,bcm-v3d.yaml1
-rw-r--r--Bindings/hwinfo/renesas,prr.yaml37
-rw-r--r--Bindings/hwinfo/samsung,exynos-chipid.yaml41
-rw-r--r--Bindings/hwinfo/samsung,s5pv210-chipid.yaml30
-rw-r--r--Bindings/hwinfo/ti,k3-socinfo.yaml40
-rw-r--r--Bindings/hwmon/adi,adm1177.yaml1
-rw-r--r--Bindings/hwmon/adt7475.yaml2
-rw-r--r--Bindings/hwmon/ibm,p8-occ-hwmon.txt25
-rw-r--r--Bindings/hwmon/moortec,mr75203.yaml1
-rw-r--r--Bindings/hwmon/national,lm90.yaml131
-rw-r--r--Bindings/i2c/amlogic,meson6-i2c.yaml2
-rw-r--r--Bindings/i2c/arm,i2c-versatile.yaml29
-rw-r--r--Bindings/i2c/i2c-mt65xx.yaml1
-rw-r--r--Bindings/i2c/i2c-rk3x.yaml2
-rw-r--r--Bindings/i2c/marvell,mv64xxx-i2c.yaml10
-rw-r--r--Bindings/i2c/nuvoton,npcm7xx-i2c.yaml25
-rw-r--r--Bindings/i2c/opencores,i2c-ocores.yaml113
-rw-r--r--Bindings/i2c/qcom,i2c-cci.yaml242
-rw-r--r--Bindings/i2c/renesas,riic.yaml3
-rw-r--r--Bindings/i2c/renesas,rzv2m.yaml80
-rw-r--r--Bindings/i2c/st,nomadik-i2c.yaml115
-rw-r--r--Bindings/i2c/st,stm32-i2c.yaml9
-rw-r--r--Bindings/iio/accel/adi,adis16240.yaml2
-rw-r--r--Bindings/iio/accel/adi,adxl345.yaml2
-rw-r--r--Bindings/iio/accel/bosch,bmi088.yaml2
-rw-r--r--Bindings/iio/accel/fsl,mma7455.yaml1
-rw-r--r--Bindings/iio/accel/murata,sca3300.yaml1
-rw-r--r--Bindings/iio/adc/adi,ad7091r5.yaml2
-rw-r--r--Bindings/iio/adc/adi,ad7606.yaml3
-rw-r--r--Bindings/iio/adc/adi,ad9467.yaml1
-rw-r--r--Bindings/iio/adc/adi,axi-adc.yaml1
-rw-r--r--Bindings/iio/adc/fsl,vf610-adc.yaml9
-rw-r--r--Bindings/iio/adc/mediatek,mt2701-auxadc.yaml1
-rw-r--r--Bindings/iio/adc/nuvoton,npcm750-adc.yaml7
-rw-r--r--Bindings/iio/adc/nxp,lpc1850-adc.yaml2
-rw-r--r--Bindings/iio/adc/qcom,spmi-rradc.yaml51
-rw-r--r--Bindings/iio/adc/renesas,rzg2l-adc.yaml28
-rw-r--r--Bindings/iio/adc/ti,adc108s102.yaml2
-rw-r--r--Bindings/iio/adc/ti,ads124s08.yaml2
-rw-r--r--Bindings/iio/amplifiers/adi,hmc425a.yaml1
-rw-r--r--Bindings/iio/dac/adi,ad5766.yaml2
-rw-r--r--Bindings/iio/dac/adi,ad5770r.yaml2
-rw-r--r--Bindings/iio/dac/microchip,mcp4922.yaml1
-rw-r--r--Bindings/iio/dac/ti,dac5571.yaml1
-rw-r--r--Bindings/iio/gyroscope/bosch,bmg160.yaml2
-rw-r--r--Bindings/iio/imu/adi,adis16480.yaml2
-rw-r--r--Bindings/iio/imu/nxp,fxos8700.yaml2
-rw-r--r--Bindings/iio/proximity/semtech,sx9324.yaml39
-rw-r--r--Bindings/iio/proximity/semtech,sx9360.yaml9
-rw-r--r--Bindings/iio/proximity/st,vl53l0x.yaml5
-rw-r--r--Bindings/input/adc-joystick.yaml2
-rw-r--r--Bindings/input/adc-keys.yaml103
-rw-r--r--Bindings/input/allwinner,sun4i-a10-lradc-keys.yaml5
-rw-r--r--Bindings/input/ariel-pwrbutton.yaml1
-rw-r--r--Bindings/input/azoteq,iqs7222.yaml41
-rw-r--r--Bindings/input/da9062-onkey.txt2
-rw-r--r--Bindings/input/elan,ekth6915.yaml65
-rw-r--r--Bindings/input/fsl,mpr121-touchkey.yaml4
-rw-r--r--Bindings/input/fsl,scu-key.yaml40
-rw-r--r--Bindings/input/gpio-keys.yaml167
-rw-r--r--Bindings/input/input.yaml24
-rw-r--r--Bindings/input/iqs269a.yaml17
-rw-r--r--Bindings/input/iqs626a.yaml13
-rw-r--r--Bindings/input/iqs62x-keys.yaml9
-rw-r--r--Bindings/input/max77650-onkey.yaml8
-rw-r--r--Bindings/input/microchip,cap11xx.yaml2
-rw-r--r--Bindings/input/touchscreen/edt-ft5x06.yaml8
-rw-r--r--Bindings/input/touchscreen/ektf2127.txt2
-rw-r--r--Bindings/input/touchscreen/goodix.yaml1
-rw-r--r--Bindings/interconnect/fsl,imx8m-noc.yaml8
-rw-r--r--Bindings/interconnect/mediatek,cci.yaml141
-rw-r--r--Bindings/interconnect/qcom,msm8998-bwmon.yaml86
-rw-r--r--Bindings/interconnect/qcom,rpm.yaml6
-rw-r--r--Bindings/interconnect/qcom,rpmh-common.yaml43
-rw-r--r--Bindings/interconnect/qcom,rpmh.yaml22
-rw-r--r--Bindings/interconnect/qcom,sm6350-rpmh.yaml82
-rw-r--r--Bindings/interconnect/samsung,exynos-bus.yaml290
-rw-r--r--Bindings/interrupt-controller/apple,aic.yaml2
-rw-r--r--Bindings/interrupt-controller/rda,8810pl-intc.yaml43
-rw-r--r--Bindings/interrupt-controller/renesas,rzg2l-irqc.yaml134
-rw-r--r--Bindings/interrupt-controller/sifive,plic-1.0.0.yaml65
-rw-r--r--Bindings/interrupt-controller/sunplus,sp7021-intc.yaml62
-rw-r--r--Bindings/iommu/arm,smmu.yaml1
-rw-r--r--Bindings/iommu/mediatek,iommu.yaml17
-rw-r--r--Bindings/leds/backlight/common.yaml2
-rw-r--r--Bindings/leds/backlight/gpio-backlight.yaml2
-rw-r--r--Bindings/leds/backlight/led-backlight.yaml2
-rw-r--r--Bindings/leds/backlight/lm3630a-backlight.yaml2
-rw-r--r--Bindings/leds/backlight/pwm-backlight.yaml2
-rw-r--r--Bindings/leds/backlight/richtek,rt4831-backlight.yaml5
-rw-r--r--Bindings/leds/cznic,turris-omnia-leds.yaml2
-rw-r--r--Bindings/leds/issi,is31fl319x.yaml193
-rw-r--r--Bindings/leds/leds-bcm63138.yaml95
-rw-r--r--Bindings/leds/leds-class-multicolor.yaml34
-rw-r--r--Bindings/leds/leds-lp50xx.yaml116
-rw-r--r--Bindings/leds/leds-lp55xx.yaml222
-rw-r--r--Bindings/leds/leds-pwm-multicolor.yaml51
-rw-r--r--Bindings/leds/leds-qcom-lpg.yaml3
-rw-r--r--Bindings/leds/skyworks,aat1290.yaml95
-rw-r--r--Bindings/mailbox/amlogic,meson-gxbb-mhu.yaml2
-rw-r--r--Bindings/mailbox/arm,mhu.yaml1
-rw-r--r--Bindings/mailbox/fsl,mu.yaml6
-rw-r--r--Bindings/mailbox/qcom,apcs-kpss-global.yaml46
-rw-r--r--Bindings/mailbox/qcom-ipcc.yaml1
-rw-r--r--Bindings/media/allwinner,sun6i-a31-csi.yaml58
-rw-r--r--Bindings/media/allwinner,sun6i-a31-mipi-csi2.yaml137
-rw-r--r--Bindings/media/allwinner,sun8i-a83t-mipi-csi2.yaml125
-rw-r--r--Bindings/media/amlogic,axg-ge2d.yaml2
-rw-r--r--Bindings/media/amlogic,gx-vdec.yaml2
-rw-r--r--Bindings/media/amlogic,meson-gx-ao-cec.yaml2
-rw-r--r--Bindings/media/gpio-ir-receiver.yaml40
-rw-r--r--Bindings/media/i2c/aptina,mt9p031.yaml1
-rw-r--r--Bindings/media/i2c/onnn,ar0521.yaml112
-rw-r--r--Bindings/media/i2c/ovti,ov5693.yaml124
-rw-r--r--Bindings/media/mediatek,vcodec-subdev-decoder.yaml52
-rw-r--r--Bindings/media/mediatek-jpeg-encoder.yaml6
-rw-r--r--Bindings/media/nxp,imx-mipi-csi2.yaml11
-rw-r--r--Bindings/media/qcom,sdm660-camss.yaml7
-rw-r--r--Bindings/media/rc.yaml2
-rw-r--r--Bindings/media/rockchip,rk3568-vepu.yaml69
-rw-r--r--Bindings/media/rockchip-isp1.yaml23
-rw-r--r--Bindings/media/samsung,s5pv210-jpeg.yaml123
-rw-r--r--Bindings/memory-controllers/canaan,k210-sram.yaml52
-rw-r--r--Bindings/memory-controllers/fsl/imx8m-ddrc.yaml2
-rw-r--r--Bindings/memory-controllers/mediatek,smi-common.yaml1
-rw-r--r--Bindings/memory-controllers/mediatek,smi-larb.yaml1
-rw-r--r--Bindings/mfd/dlg,da9063.yaml132
-rw-r--r--Bindings/mfd/fsl,imx8qxp-csr.yaml192
-rw-r--r--Bindings/mfd/gateworks-gsc.yaml1
-rw-r--r--Bindings/mfd/google,cros-ec.yaml3
-rw-r--r--Bindings/mfd/khadas,mcu.yaml2
-rw-r--r--Bindings/mfd/mps,mp2629.yaml4
-rw-r--r--Bindings/mfd/mt6397.txt8
-rw-r--r--Bindings/mfd/qcom,spmi-pmic.yaml190
-rw-r--r--Bindings/mfd/qcom,tcsr.yaml50
-rw-r--r--Bindings/mfd/qcom-pm8xxx.yaml2
-rw-r--r--Bindings/mfd/rohm,bd71815-pmic.yaml2
-rw-r--r--Bindings/mfd/st,stm32-lptimer.yaml28
-rw-r--r--Bindings/mfd/st,stm32-timers.yaml37
-rw-r--r--Bindings/mfd/syscon.yaml2
-rw-r--r--Bindings/mfd/ti,j721e-system-controller.yaml12
-rw-r--r--Bindings/mips/lantiq/rcu.txt2
-rw-r--r--Bindings/misc/qemu,vcpu-stall-detector.yaml51
-rw-r--r--Bindings/mmc/brcm,sdhci-brcmstb.yaml32
-rw-r--r--Bindings/mmc/mmc-spi-slot.yaml77
-rw-r--r--Bindings/mmc/mtk-sd.yaml62
-rw-r--r--Bindings/mmc/renesas,sdhi.yaml7
-rw-r--r--Bindings/mmc/rockchip-dw-mshc.yaml1
-rw-r--r--Bindings/mmc/samsung,exynos-dw-mshc.yaml160
-rw-r--r--Bindings/mmc/samsung,s3c6410-sdhci.yaml81
-rw-r--r--Bindings/mmc/sdhci-msm.yaml84
-rw-r--r--Bindings/mtd/microchip,mchp48l640.yaml7
-rw-r--r--Bindings/mtd/mxc-nand.yaml2
-rw-r--r--Bindings/mtd/partitions/arm,arm-firmware-suite.yaml28
-rw-r--r--Bindings/mtd/partitions/partition.yaml20
-rw-r--r--Bindings/mtd/partitions/qcom,smem-part.yaml27
-rw-r--r--Bindings/mtd/qcom,nandc.yaml27
-rw-r--r--Bindings/net/allwinner,sun8i-a83t-emac.yaml1
-rw-r--r--Bindings/net/altera_tse.txt2
-rw-r--r--Bindings/net/amlogic,meson-dwmac.yaml2
-rw-r--r--Bindings/net/broadcom-bluetooth.yaml25
-rw-r--r--Bindings/net/can/microchip,mpfs-can.yaml45
-rw-r--r--Bindings/net/can/nxp,sja1000.yaml132
-rw-r--r--Bindings/net/cdns,macb.yaml14
-rw-r--r--Bindings/net/cpsw.txt2
-rw-r--r--Bindings/net/dsa/hirschmann,hellcreek.yaml2
-rw-r--r--Bindings/net/dsa/mediatek,mt7530.yaml407
-rw-r--r--Bindings/net/dsa/microchip,lan937x.yaml192
-rw-r--r--Bindings/net/dsa/renesas,rzn1-a5psw.yaml157
-rw-r--r--Bindings/net/ethernet-controller.yaml35
-rw-r--r--Bindings/net/fsl,fec.yaml11
-rw-r--r--Bindings/net/mediatek,star-emac.yaml17
-rw-r--r--Bindings/net/micrel.txt1
-rw-r--r--Bindings/net/nfc/marvell,nci.yaml4
-rw-r--r--Bindings/net/nfc/nxp,nci.yaml1
-rw-r--r--Bindings/net/nfc/st,st-nci.yaml5
-rw-r--r--Bindings/net/nfc/st,st95hf.yaml7
-rw-r--r--Bindings/net/nfc/ti,trf7970a.yaml7
-rw-r--r--Bindings/net/pcs/renesas,rzn1-miic.yaml171
-rw-r--r--Bindings/net/qcom-emac.txt2
-rw-r--r--Bindings/net/rockchip,emac.yaml115
-rw-r--r--Bindings/net/sff,sfp.yaml142
-rw-r--r--Bindings/net/snps,dwmac.yaml5
-rw-r--r--Bindings/net/ti,dp83822.yaml2
-rw-r--r--Bindings/net/ti,dp83867.yaml20
-rw-r--r--Bindings/net/ti,dp83869.yaml2
-rw-r--r--Bindings/net/wireless/brcm,bcm4329-fmac.yaml10
-rw-r--r--Bindings/net/wireless/mediatek,mt76.yaml13
-rw-r--r--Bindings/net/xlnx,emaclite.yaml63
-rw-r--r--Bindings/nvmem/fsl,scu-ocotp.yaml56
-rw-r--r--Bindings/nvmem/mediatek,efuse.yaml89
-rw-r--r--Bindings/nvmem/microchip,sama7g5-otpc.yaml50
-rw-r--r--Bindings/opp/opp-v2-base.yaml10
-rw-r--r--Bindings/opp/opp-v2-kryo-cpu.yaml16
-rw-r--r--Bindings/opp/opp-v2-qcom-level.yaml1
-rw-r--r--Bindings/pci/fsl,imx6q-pcie.yaml1
-rw-r--r--Bindings/pci/host-generic-pci.yaml3
-rw-r--r--Bindings/pci/mediatek-pcie.txt1
-rw-r--r--Bindings/pci/nvidia,tegra194-pcie-ep.yaml319
-rw-r--r--Bindings/pci/nvidia,tegra194-pcie.yaml350
-rw-r--r--Bindings/pci/qcom,pcie.yaml55
-rw-r--r--Bindings/pci/renesas,pci-rcar-gen2.yaml186
-rw-r--r--Bindings/pci/snps,dw-pcie.yaml4
-rw-r--r--Bindings/pci/xilinx-versal-cpm.yaml38
-rw-r--r--Bindings/perf/arm,ccn.yaml40
-rw-r--r--Bindings/phy/amlogic,axg-mipi-dphy.yaml2
-rw-r--r--Bindings/phy/amlogic,g12a-mipi-dphy-analog.yaml35
-rw-r--r--Bindings/phy/amlogic,meson-axg-mipi-pcie-analog.yaml2
-rw-r--r--Bindings/phy/amlogic,meson-g12a-usb2-phy.yaml2
-rw-r--r--Bindings/phy/amlogic,meson-g12a-usb3-pcie-phy.yaml2
-rw-r--r--Bindings/phy/cdns,dphy.yaml5
-rw-r--r--Bindings/phy/fsl,imx8qm-lvds-phy.yaml61
-rw-r--r--Bindings/phy/mediatek,dsi-phy.yaml4
-rw-r--r--Bindings/phy/mediatek,pcie-phy.yaml75
-rw-r--r--Bindings/phy/mediatek,tphy.yaml2
-rw-r--r--Bindings/phy/mxs-usb-phy.txt1
-rw-r--r--Bindings/phy/phy-tegra194-p2u.yaml17
-rw-r--r--Bindings/phy/qcom,edp-phy.yaml6
-rw-r--r--Bindings/phy/qcom,hdmi-phy-other.yaml104
-rw-r--r--Bindings/phy/qcom,hdmi-phy-qmp.yaml85
-rw-r--r--Bindings/phy/qcom,qmp-phy.yaml2
-rw-r--r--Bindings/phy/renesas,usb3-phy.yaml2
-rw-r--r--Bindings/phy/samsung,exynos-hdmi-phy.yaml1
-rw-r--r--Bindings/phy/samsung,ufs-phy.yaml15
-rw-r--r--Bindings/pinctrl/allwinner,sun4i-a10-pinctrl.yaml34
-rw-r--r--Bindings/pinctrl/aspeed,ast2400-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/aspeed,ast2500-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/aspeed,ast2600-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/fsl,scu-pinctrl.yaml74
-rw-r--r--Bindings/pinctrl/nuvoton,wpcm450-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/pinctrl-mt8186.yaml31
-rw-r--r--Bindings/pinctrl/pinctrl-mt8192.yaml64
-rw-r--r--Bindings/pinctrl/pinctrl-mt8195.yaml41
-rw-r--r--Bindings/pinctrl/qcom,ipq6018-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/qcom,msm8909-tlmm.yaml152
-rw-r--r--Bindings/pinctrl/qcom,pmic-gpio.yaml4
-rw-r--r--Bindings/pinctrl/qcom,sc7280-lpass-lpi-pinctrl.yaml6
-rw-r--r--Bindings/pinctrl/qcom,sc7280-pinctrl.yaml2
-rw-r--r--Bindings/pinctrl/qcom,sm6375-tlmm.yaml158
-rw-r--r--Bindings/pinctrl/renesas,pfc.yaml1
-rw-r--r--Bindings/pinctrl/renesas,rzg2l-pinctrl.yaml15
-rw-r--r--Bindings/pinctrl/renesas,rzv2m-pinctrl.yaml170
-rw-r--r--Bindings/pinctrl/st,stm32-pinctrl.yaml4
-rw-r--r--Bindings/pinctrl/sunplus,sp7021-pinctrl.yaml5
-rw-r--r--Bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml4
-rw-r--r--Bindings/power/amlogic,meson-ee-pwrc.yaml8
-rw-r--r--Bindings/power/amlogic,meson-sec-pwrc.yaml4
-rw-r--r--Bindings/power/apple,pmgr-pwrstate.yaml2
-rw-r--r--Bindings/power/brcm,bcm63xx-power.yaml4
-rw-r--r--Bindings/power/fsl,scu-pd.yaml41
-rw-r--r--Bindings/power/mediatek,power-controller.yaml2
-rw-r--r--Bindings/power/qcom,rpmpd.yaml3
-rw-r--r--Bindings/power/renesas,apmu.yaml4
-rw-r--r--Bindings/power/renesas,rcar-sysc.yaml4
-rw-r--r--Bindings/power/reset/qcom,pon.yaml8
-rw-r--r--Bindings/power/reset/qcom,pshold.yaml35
-rw-r--r--Bindings/power/reset/regulator-poweroff.yaml2
-rw-r--r--Bindings/power/reset/xlnx,zynqmp-power.yaml2
-rw-r--r--Bindings/power/supply/active-semi,act8945a-charger.yaml4
-rw-r--r--Bindings/power/supply/bq2415x.yaml4
-rw-r--r--Bindings/power/supply/bq24190.yaml6
-rw-r--r--Bindings/power/supply/bq24257.yaml4
-rw-r--r--Bindings/power/supply/bq24735.yaml4
-rw-r--r--Bindings/power/supply/bq2515x.yaml7
-rw-r--r--Bindings/power/supply/bq256xx.yaml6
-rw-r--r--Bindings/power/supply/bq25890.yaml4
-rw-r--r--Bindings/power/supply/bq25980.yaml7
-rw-r--r--Bindings/power/supply/bq27xxx.yaml4
-rw-r--r--Bindings/power/supply/charger-manager.yaml1
-rw-r--r--Bindings/power/supply/cpcap-battery.yaml4
-rw-r--r--Bindings/power/supply/cpcap-charger.yaml4
-rw-r--r--Bindings/power/supply/dlg,da9150-charger.yaml4
-rw-r--r--Bindings/power/supply/dlg,da9150-fuel-gauge.yaml4
-rw-r--r--Bindings/power/supply/ingenic,battery.yaml4
-rw-r--r--Bindings/power/supply/isp1704.yaml4
-rw-r--r--Bindings/power/supply/lego,ev3-battery.yaml4
-rw-r--r--Bindings/power/supply/lltc,lt3651-charger.yaml4
-rw-r--r--Bindings/power/supply/lltc,ltc294x.yaml4
-rw-r--r--Bindings/power/supply/ltc4162-l.yaml4
-rw-r--r--Bindings/power/supply/maxim,ds2760.yaml4
-rw-r--r--Bindings/power/supply/maxim,max14656.yaml4
-rw-r--r--Bindings/power/supply/maxim,max17040.yaml4
-rw-r--r--Bindings/power/supply/maxim,max17042.yaml4
-rw-r--r--Bindings/power/supply/maxim,max8903.yaml4
-rw-r--r--Bindings/power/supply/nokia,n900-battery.yaml4
-rw-r--r--Bindings/power/supply/olpc-battery.yaml4
-rw-r--r--Bindings/power/supply/power-supply.yaml4
-rw-r--r--Bindings/power/supply/qcom,pm8941-charger.yaml9
-rw-r--r--Bindings/power/supply/richtek,rt5033-battery.yaml4
-rw-r--r--Bindings/power/supply/richtek,rt9455.yaml4
-rw-r--r--Bindings/power/supply/sc2731-charger.yaml4
-rw-r--r--Bindings/power/supply/sc27xx-fg.yaml4
-rw-r--r--Bindings/power/supply/stericsson,ab8500-btemp.yaml4
-rw-r--r--Bindings/power/supply/stericsson,ab8500-chargalg.yaml4
-rw-r--r--Bindings/power/supply/stericsson,ab8500-charger.yaml4
-rw-r--r--Bindings/power/supply/stericsson,ab8500-fg.yaml4
-rw-r--r--Bindings/power/supply/summit,smb347-charger.yaml6
-rw-r--r--Bindings/power/supply/tps65090-charger.yaml4
-rw-r--r--Bindings/power/supply/tps65217-charger.yaml4
-rw-r--r--Bindings/power/supply/twl4030-charger.yaml4
-rw-r--r--Bindings/power/supply/x-powers,axp20x-ac-power-supply.yaml4
-rw-r--r--Bindings/power/supply/x-powers,axp20x-battery-power-supply.yaml4
-rw-r--r--Bindings/power/supply/x-powers,axp20x-usb-power-supply.yaml4
-rw-r--r--Bindings/powerpc/fsl/cpus.txt2
-rw-r--r--Bindings/powerpc/fsl/mpc5200.txt2
-rw-r--r--Bindings/powerpc/opal/power-mgt.txt2
-rw-r--r--Bindings/pwm/clk-pwm.yaml46
-rw-r--r--Bindings/pwm/pwm-mediatek.txt3
-rw-r--r--Bindings/regulator/mps,mp5416.yaml1
-rw-r--r--Bindings/regulator/nxp,pca9450-regulator.yaml11
-rw-r--r--Bindings/regulator/pwm-regulator.yaml126
-rw-r--r--Bindings/regulator/qcom,smd-rpm-regulator.yaml4
-rw-r--r--Bindings/regulator/qcom,spmi-regulator.yaml322
-rw-r--r--Bindings/regulator/regulator.yaml1
-rw-r--r--Bindings/remoteproc/mtk,scp.yaml2
-rw-r--r--Bindings/remoteproc/qcom,adsp.yaml74
-rw-r--r--Bindings/remoteproc/qcom,glink-edge.yaml72
-rw-r--r--Bindings/remoteproc/qcom,q6v5.txt90
-rw-r--r--Bindings/remoteproc/qcom,qcs404-cdsp-pil.yaml1
-rw-r--r--Bindings/remoteproc/qcom,sc7180-mss-pil.yaml245
-rw-r--r--Bindings/remoteproc/qcom,sc7280-mss-pil.yaml266
-rw-r--r--Bindings/remoteproc/qcom,sc7280-wpss-pil.yaml21
-rw-r--r--Bindings/remoteproc/qcom,sdm845-adsp-pil.yaml1
-rw-r--r--Bindings/remoteproc/qcom,smd-edge.yaml85
-rw-r--r--Bindings/remoteproc/ti,pru-rproc.yaml5
-rw-r--r--Bindings/reset/amlogic,meson-reset.yaml2
-rw-r--r--Bindings/reset/atmel,at91sam9260-reset.yaml68
-rw-r--r--Bindings/reset/nuvoton,npcm750-reset.yaml10
-rw-r--r--Bindings/reset/renesas,rzg2l-usbphy-ctrl.yaml1
-rw-r--r--Bindings/reset/sunplus,reset.yaml38
-rw-r--r--Bindings/reset/ti,tps380x-reset.yaml49
-rw-r--r--Bindings/riscv/cpus.yaml5
-rw-r--r--Bindings/riscv/sifive-l2-cache.yaml77
-rw-r--r--Bindings/rng/amlogic,meson-rng.yaml2
-rw-r--r--Bindings/rtc/fsl,scu-rtc.yaml31
-rw-r--r--Bindings/rtc/microcrystal,rv3032.yaml1
-rw-r--r--Bindings/rtc/nuvoton,nct3018y.yaml45
-rw-r--r--Bindings/rtc/nxp,pcf85063.yaml92
-rw-r--r--Bindings/rtc/qcom-pm8xxx-rtc.yaml2
-rw-r--r--Bindings/rtc/rtc-ds1307.yaml102
-rw-r--r--Bindings/rtc/rtc-mt6397.txt2
-rw-r--r--Bindings/rtc/ti,k3-rtc.yaml62
-rw-r--r--Bindings/rtc/trivial-rtc.yaml2
-rw-r--r--Bindings/rtc/xlnx,zynqmp-rtc.yaml12
-rw-r--r--Bindings/serial/8250.yaml1
-rw-r--r--Bindings/serial/amlogic,meson-uart.yaml2
-rw-r--r--Bindings/serial/mediatek,uart.yaml120
-rw-r--r--Bindings/serial/renesas,hscif.yaml1
-rw-r--r--Bindings/serial/rs485.yaml4
-rw-r--r--Bindings/serial/snps-dw-apb-uart.yaml2
-rw-r--r--Bindings/serio/ps2-gpio.yaml64
-rw-r--r--Bindings/soc/amlogic/amlogic,canvas.yaml2
-rw-r--r--Bindings/soc/bcm/brcm,bcm2835-pm.yaml86
-rw-r--r--Bindings/soc/mediatek/devapc.yaml1
-rw-r--r--Bindings/soc/mediatek/mediatek,mutex.yaml99
-rw-r--r--Bindings/soc/mediatek/mtk-svs.yaml91
-rw-r--r--Bindings/soc/microchip/atmel,at91rm9200-tcb.yaml6
-rw-r--r--Bindings/soc/microchip/microchip,mpfs-sys-controller.yaml4
-rw-r--r--Bindings/soc/qcom/qcom,aoss-qmp.yaml3
-rw-r--r--Bindings/soc/qcom/qcom,rpmh-rsc.yaml33
-rw-r--r--Bindings/soc/qcom/qcom,smd-rpm.yaml37
-rw-r--r--Bindings/soc/qcom/qcom,smd.yaml52
-rw-r--r--Bindings/soc/qcom/qcom,spm.yaml1
-rw-r--r--Bindings/soc/qcom/qcom,wcnss.yaml1
-rw-r--r--Bindings/soc/samsung/exynos-pmu.yaml13
-rw-r--r--Bindings/soc/samsung/exynos-usi.yaml8
-rw-r--r--Bindings/soc/ti/ti,pruss.yaml5
-rw-r--r--Bindings/sound/adi,adau1977.yaml7
-rw-r--r--Bindings/sound/adi,max98396.yaml30
-rw-r--r--Bindings/sound/allwinner,sun50i-a64-codec-analog.yaml5
-rw-r--r--Bindings/sound/atmel,sama5d2-classd.yaml100
-rw-r--r--Bindings/sound/atmel,sama5d2-i2s.yaml85
-rw-r--r--Bindings/sound/atmel,sama5d2-pdmic.yaml98
-rw-r--r--Bindings/sound/atmel-sam9x5-wm8731-audio.txt2
-rw-r--r--Bindings/sound/da9055.txt2
-rw-r--r--Bindings/sound/fsl,micfil.yaml85
-rw-r--r--Bindings/sound/fsl,mqs.txt2
-rw-r--r--Bindings/sound/fsl,spdif.yaml4
-rw-r--r--Bindings/sound/fsl-sai.txt11
-rw-r--r--Bindings/sound/mt6358.txt4
-rw-r--r--Bindings/sound/mt8186-afe-pcm.yaml175
-rw-r--r--Bindings/sound/mt8186-mt6366-da7219-max98357.yaml75
-rw-r--r--Bindings/sound/mt8186-mt6366-rt1019-rt5682s.yaml75
-rw-r--r--Bindings/sound/nau8821.txt2
-rw-r--r--Bindings/sound/nvidia,tegra210-ahub.yaml4
-rw-r--r--Bindings/sound/nvidia,tegra210-mbdrc.yaml47
-rw-r--r--Bindings/sound/nvidia,tegra210-ope.yaml87
-rw-r--r--Bindings/sound/nvidia,tegra210-peq.yaml48
-rw-r--r--Bindings/sound/nxp,tfa989x.yaml1
-rw-r--r--Bindings/sound/qcom,sm8250.yaml3
-rw-r--r--Bindings/sound/qcom,wcd934x.yaml2
-rw-r--r--Bindings/sound/qcom,wsa883x.yaml74
-rw-r--r--Bindings/sound/renesas,rz-ssi.yaml3
-rw-r--r--Bindings/sound/rockchip-i2s.yaml7
-rw-r--r--Bindings/sound/sgtl5000.yaml1
-rw-r--r--Bindings/sound/snps,designware-i2s.yaml94
-rw-r--r--Bindings/sound/tas2562.yaml2
-rw-r--r--Bindings/sound/tlv320adcx140.yaml6
-rw-r--r--Bindings/sound/wlf,wm8731.yaml9
-rw-r--r--Bindings/spi/amlogic,meson-gx-spicc.yaml2
-rw-r--r--Bindings/spi/amlogic,meson6-spifc.yaml2
-rw-r--r--Bindings/spi/atmel,at91rm9200-spi.yaml75
-rw-r--r--Bindings/spi/cdns,qspi-nor-peripheral-props.yaml2
-rw-r--r--Bindings/spi/cdns,qspi-nor.yaml2
-rw-r--r--Bindings/spi/hpe,gxp-spifi.yaml56
-rw-r--r--Bindings/spi/mediatek,spi-mt65xx.yaml2
-rw-r--r--Bindings/spi/mediatek,spi-mtk-nor.yaml15
-rw-r--r--Bindings/spi/nuvoton,npcm-fiu.txt13
-rw-r--r--Bindings/spi/nvidia,tegra210-quad-peripheral-props.yaml33
-rw-r--r--Bindings/spi/nvidia,tegra210-quad.yaml22
-rw-r--r--Bindings/spi/qcom,spi-geni-qcom.yaml5
-rw-r--r--Bindings/spi/samsung,spi.yaml6
-rw-r--r--Bindings/spi/snps,dw-apb-ssi.yaml26
-rw-r--r--Bindings/spi/spi-cadence.yaml7
-rw-r--r--Bindings/spi/spi-controller.yaml19
-rw-r--r--Bindings/spi/spi-peripheral-props.yaml18
-rw-r--r--Bindings/spi/spi-zynqmp-qspi.yaml7
-rw-r--r--Bindings/sram/qcom,imem.yaml75
-rw-r--r--Bindings/sram/qcom,ocmem.yaml10
-rw-r--r--Bindings/thermal/brcm,avs-ro-thermal.yaml2
-rw-r--r--Bindings/thermal/fsl,scu-thermal.yaml38
-rw-r--r--Bindings/thermal/nvidia,tegra124-soctherm.txt2
-rw-r--r--Bindings/thermal/qcom,spmi-temp-alarm.yaml85
-rw-r--r--Bindings/thermal/rcar-gen3-thermal.yaml36
-rw-r--r--Bindings/thermal/rcar-thermal.yaml2
-rw-r--r--Bindings/thermal/thermal-zones.yaml1
-rw-r--r--Bindings/timer/allwinner,sun4i-a10-timer.yaml1
-rw-r--r--Bindings/timer/ingenic,tcu.yaml4
-rw-r--r--Bindings/timer/mediatek,mtk-timer.txt6
-rw-r--r--Bindings/timer/nuvoton,npcm7xx-timer.yaml2
-rw-r--r--Bindings/timer/nvidia,tegra186-timer.yaml109
-rw-r--r--Bindings/timer/renesas,cmt.yaml16
-rw-r--r--Bindings/timer/st,nomadik-mtu.yaml58
-rw-r--r--Bindings/trivial-devices.yaml6
-rw-r--r--Bindings/ufs/qcom,ufs.yaml2
-rw-r--r--Bindings/ufs/renesas,ufs.yaml61
-rw-r--r--Bindings/ufs/samsung,exynos-ufs.yaml1
-rw-r--r--Bindings/usb/allwinner,sun4i-a10-musb.yaml1
-rw-r--r--Bindings/usb/amlogic,meson-g12a-usb-ctrl.yaml2
-rw-r--r--Bindings/usb/analogix,anx7411.yaml81
-rw-r--r--Bindings/usb/aspeed,ast2600-udc.yaml52
-rw-r--r--Bindings/usb/atmel-usb.txt3
-rw-r--r--Bindings/usb/dwc2.yaml3
-rw-r--r--Bindings/usb/generic-ehci.yaml8
-rw-r--r--Bindings/usb/generic-ohci.yaml1
-rw-r--r--Bindings/usb/mediatek,mtk-xhci.yaml5
-rw-r--r--Bindings/usb/mediatek,mtu3.yaml4
-rw-r--r--Bindings/usb/qcom,dwc3.yaml158
-rw-r--r--Bindings/usb/realtek,rts5411.yaml10
-rw-r--r--Bindings/usb/snps,dwc3.yaml5
-rw-r--r--Bindings/usb/st,typec-stm32g0.yaml91
-rw-r--r--Bindings/usb/ti,usb8041.yaml67
-rw-r--r--Bindings/vendor-prefixes.yaml26
-rw-r--r--Bindings/virtio/mmio.yaml4
-rw-r--r--Bindings/watchdog/amlogic,meson-gxbb-wdt.yaml2
-rw-r--r--Bindings/watchdog/faraday,ftwdt010.yaml2
-rw-r--r--Bindings/watchdog/fsl,scu-wdt.yaml34
-rw-r--r--Bindings/watchdog/nuvoton,npcm-wdt.txt3
-rw-r--r--Bindings/watchdog/qcom,pm8916-wdt.yaml51
-rw-r--r--Bindings/watchdog/qcom-wdt.yaml1
-rw-r--r--Bindings/watchdog/realtek,otto-wdt.yaml1
-rw-r--r--Bindings/writing-bindings.rst2
-rw-r--r--include/dt-bindings/clock/bcm21664.h10
-rw-r--r--include/dt-bindings/clock/bcm281xx.h10
-rw-r--r--include/dt-bindings/clock/exynos7885.h54
-rw-r--r--include/dt-bindings/clock/nuvoton,npcm845-clk.h49
-rw-r--r--include/dt-bindings/clock/qcom,dispcc-sm8350.h75
-rw-r--r--include/dt-bindings/clock/qcom,gcc-ipq8074.h4
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8939.h1
-rw-r--r--include/dt-bindings/clock/qcom,gpucc-sm8350.h52
-rw-r--r--include/dt-bindings/clock/qcom,sm8450-camcc.h159
-rw-r--r--include/dt-bindings/clock/r9a07g043-cpg.h20
-rw-r--r--include/dt-bindings/clock/sprd,ums512-clk.h397
-rw-r--r--include/dt-bindings/clock/sunplus,sp7021-clkc.h88
-rw-r--r--include/dt-bindings/clock/tegra234-clock.h105
-rw-r--r--include/dt-bindings/clock/ti-dra7-atl.h10
-rw-r--r--include/dt-bindings/gpio/gpio.h3
-rw-r--r--include/dt-bindings/interconnect/fsl,imx8mp.h59
-rw-r--r--include/dt-bindings/interconnect/qcom,sm6350.h148
-rw-r--r--include/dt-bindings/mailbox/qcom-ipcc.h1
-rw-r--r--include/dt-bindings/memory/tegra234-mc.h26
-rw-r--r--include/dt-bindings/net/pcs-rzn1-miic.h33
-rw-r--r--include/dt-bindings/nvmem/microchip,sama7g5-otpc.h12
-rw-r--r--include/dt-bindings/pinctrl/hisi.h10
-rw-r--r--include/dt-bindings/pinctrl/keystone.h10
-rw-r--r--include/dt-bindings/pinctrl/r7s9210-pinctrl.h2
-rw-r--r--include/dt-bindings/pinctrl/rzg2l-pinctrl.h2
-rw-r--r--include/dt-bindings/pinctrl/rzv2m-pinctrl.h23
-rw-r--r--include/dt-bindings/power/mt6795-power.h16
-rw-r--r--include/dt-bindings/power/mt6797-power.h9
-rw-r--r--include/dt-bindings/power/qcom-rpmpd.h7
-rw-r--r--include/dt-bindings/power/tegra234-powergate.h2
-rw-r--r--include/dt-bindings/reset/mt8186-resets.h5
-rw-r--r--include/dt-bindings/reset/mt8192-resets.h8
-rw-r--r--include/dt-bindings/reset/mt8195-resets.h6
-rw-r--r--include/dt-bindings/reset/sama7g5-reset.h10
-rw-r--r--include/dt-bindings/reset/sunplus,sp7021-reset.h87
-rw-r--r--include/dt-bindings/reset/tegra234-reset.h10
-rw-r--r--include/dt-bindings/soc/samsung,boot-mode.h18
-rw-r--r--include/dt-bindings/sound/qcom,wcd9335.h15
-rw-r--r--src/arm/alpine.dtsi2
-rw-r--r--src/arm/am335x-boneblack-wireless.dts2
-rw-r--r--src/arm/am335x-boneblack.dts4
-rw-r--r--src/arm/am335x-boneblue.dts2
-rw-r--r--src/arm/am335x-bonegreen-wireless.dts2
-rw-r--r--src/arm/am335x-cm-t335.dts4
-rw-r--r--src/arm/am335x-evm.dts8
-rw-r--r--src/arm/am335x-guardian.dts2
-rw-r--r--src/arm/am335x-moxa-uc-2100-common.dtsi4
-rw-r--r--src/arm/am335x-moxa-uc-8100-common.dtsi4
-rw-r--r--src/arm/am335x-pcm-953.dtsi4
-rw-r--r--src/arm/am335x-pepper.dts8
-rw-r--r--src/arm/am335x-sancloud-bbe-extended-wifi.dts2
-rw-r--r--src/arm/am335x-shc.dts6
-rw-r--r--src/arm/am33xx-l4.dtsi3
-rw-r--r--src/arm/am33xx.dtsi5
-rw-r--r--src/arm/am3517-evm-ui.dtsi26
-rw-r--r--src/arm/am3517-evm.dts18
-rw-r--r--src/arm/am3517.dtsi5
-rw-r--r--src/arm/am3874-iceboard.dts4
-rw-r--r--src/arm/am4372.dtsi5
-rw-r--r--src/arm/am437x-idk-evm.dts6
-rw-r--r--src/arm/am437x-l4.dtsi2
-rw-r--r--src/arm/am5748.dtsi4
-rw-r--r--src/arm/animeo_ip.dts10
-rw-r--r--src/arm/arm-realview-eb.dtsi2
-rw-r--r--src/arm/arm-realview-pb1176.dts2
-rw-r--r--src/arm/arm-realview-pb11mp.dts2
-rw-r--r--src/arm/arm-realview-pbx.dtsi2
-rw-r--r--src/arm/armada-370-c200-v2.dts8
-rw-r--r--src/arm/armada-370-rd.dts2
-rw-r--r--src/arm/armada-370-seagate-nas-xbay.dtsi8
-rw-r--r--src/arm/armada-370-seagate-personal-cloud.dtsi8
-rw-r--r--src/arm/armada-381-netgear-gs110emx.dts2
-rw-r--r--src/arm/armada-385-clearfog-gtr.dtsi4
-rw-r--r--src/arm/armada-385-linksys.dtsi4
-rw-r--r--src/arm/armada-385-turris-omnia.dts10
-rw-r--r--src/arm/armada-388-clearfog-base.dts2
-rw-r--r--src/arm/armada-388-clearfog.dts2
-rw-r--r--src/arm/armada-xp-axpwifiap.dts6
-rw-r--r--src/arm/armada-xp-linksys-mamba.dts8
-rw-r--r--src/arm/armada-xp-openblocks-ax3-4.dts6
-rw-r--r--src/arm/artpec6-devboard.dts9
-rw-r--r--src/arm/aspeed-ast2500-evb.dts2
-rw-r--r--src/arm/aspeed-ast2600-evb-a1.dts1
-rw-r--r--src/arm/aspeed-ast2600-evb.dts2
-rw-r--r--src/arm/aspeed-bmc-ampere-mtjade.dts30
-rw-r--r--src/arm/aspeed-bmc-bytedance-g220a.dts48
-rw-r--r--src/arm/aspeed-bmc-ibm-everest.dts10
-rw-r--r--src/arm/aspeed-bmc-ibm-rainier.dts14
-rw-r--r--src/arm/aspeed-bmc-inspur-fp5280g2.dts22
-rw-r--r--src/arm/aspeed-bmc-opp-mihawk.dts23
-rw-r--r--src/arm/aspeed-bmc-opp-mowgli.dts20
-rw-r--r--src/arm/aspeed-bmc-opp-nicole.dts2
-rw-r--r--src/arm/aspeed-bmc-opp-palmetto.dts2
-rw-r--r--src/arm/aspeed-bmc-opp-romulus.dts2
-rw-r--r--src/arm/aspeed-bmc-opp-swift.dts30
-rw-r--r--src/arm/aspeed-bmc-opp-tacoma.dts14
-rw-r--r--src/arm/aspeed-bmc-opp-vesnin.dts4
-rw-r--r--src/arm/aspeed-bmc-opp-witherspoon.dts16
-rw-r--r--src/arm/aspeed-bmc-opp-zaius.dts4
-rw-r--r--src/arm/aspeed-bmc-portwell-neptune.dts6
-rw-r--r--src/arm/aspeed-bmc-quanta-s6q.dts6
-rw-r--r--src/arm/at91-foxg20.dts4
-rw-r--r--src/arm/at91-gatwick.dts2
-rw-r--r--src/arm/at91-kizbox.dts8
-rw-r--r--src/arm/at91-kizbox2-common.dtsi10
-rw-r--r--src/arm/at91-kizbox3-hs.dts14
-rw-r--r--src/arm/at91-kizboxmini-common.dtsi6
-rw-r--r--src/arm/at91-nattis-2-natte-2.dts2
-rw-r--r--src/arm/at91-qil_a9260.dts4
-rw-r--r--src/arm/at91-sam9x60ek.dts7
-rw-r--r--src/arm/at91-sama5d27_som1.dtsi4
-rw-r--r--src/arm/at91-sama5d27_som1_ek.dts8
-rw-r--r--src/arm/at91-sama5d27_wlsom1.dtsi23
-rw-r--r--src/arm/at91-sama5d27_wlsom1_ek.dts7
-rw-r--r--src/arm/at91-sama5d2_icp.dts30
-rw-r--r--src/arm/at91-sama5d2_ptc_ek.dts12
-rw-r--r--src/arm/at91-sama5d2_xplained.dts12
-rw-r--r--src/arm/at91-sama5d3_xplained.dts4
-rw-r--r--src/arm/at91-sama5d4_xplained.dts4
-rw-r--r--src/arm/at91-sama5d4ek.dts4
-rw-r--r--src/arm/at91-sama7g5ek.dts22
-rw-r--r--src/arm/at91-wb45n.dts7
-rw-r--r--src/arm/at91-wb50n.dts10
-rw-r--r--src/arm/at91sam9260.dtsi2
-rw-r--r--src/arm/at91sam9260ek.dts6
-rw-r--r--src/arm/at91sam9261.dtsi2
-rw-r--r--src/arm/at91sam9261ek.dts10
-rw-r--r--src/arm/at91sam9263.dtsi2
-rw-r--r--src/arm/at91sam9263ek.dts6
-rw-r--r--src/arm/at91sam9g20ek_common.dtsi6
-rw-r--r--src/arm/at91sam9g25-gardena-smart-gateway.dts2
-rw-r--r--src/arm/at91sam9g45.dtsi2
-rw-r--r--src/arm/at91sam9m10g45ek.dts16
-rw-r--r--src/arm/at91sam9n12.dtsi2
-rw-r--r--src/arm/at91sam9n12ek.dts4
-rw-r--r--src/arm/at91sam9rl.dtsi2
-rw-r--r--src/arm/at91sam9rlek.dts6
-rw-r--r--src/arm/at91sam9x5.dtsi2
-rw-r--r--src/arm/axm5516-cpus.dtsi32
-rw-r--r--src/arm/bcm11351.dtsi14
-rw-r--r--src/arm/bcm21664-garnet.dts14
-rw-r--r--src/arm/bcm21664.dtsi14
-rw-r--r--src/arm/bcm2711-rpi.dtsi4
-rw-r--r--src/arm/bcm2711.dtsi14
-rw-r--r--src/arm/bcm28155-ap.dts22
-rw-r--r--src/arm/bcm2835-common.dtsi1
-rw-r--r--src/arm/bcm283x.dtsi8
-rw-r--r--src/arm/bcm4708-asus-rt-ac56u.dts6
-rw-r--r--src/arm/bcm4708-asus-rt-ac68u.dts8
-rw-r--r--src/arm/bcm4708-buffalo-wzr-1166dhp-common.dtsi10
-rw-r--r--src/arm/bcm4708-buffalo-wzr-1750dhp.dts10
-rw-r--r--src/arm/bcm4708-linksys-ea6300-v1.dts4
-rw-r--r--src/arm/bcm4708-linksys-ea6500-v2.dts4
-rw-r--r--src/arm/bcm4708-luxul-xap-1510.dts2
-rw-r--r--src/arm/bcm4708-luxul-xwc-1000.dts2
-rw-r--r--src/arm/bcm4708-netgear-r6250.dts6
-rw-r--r--src/arm/bcm4708-netgear-r6300-v2.dts6
-rw-r--r--src/arm/bcm4708-smartrg-sr400ac.dts6
-rw-r--r--src/arm/bcm47081-asus-rt-n18u.dts4
-rw-r--r--src/arm/bcm47081-buffalo-wzr-600dhp2.dts8
-rw-r--r--src/arm/bcm47081-buffalo-wzr-900dhp.dts2
-rw-r--r--src/arm/bcm47081-luxul-xap-1410.dts2
-rw-r--r--src/arm/bcm47081-luxul-xwr-1200.dts2
-rw-r--r--src/arm/bcm47081-tplink-archer-c5-v2.dts4
-rw-r--r--src/arm/bcm4709-asus-rt-ac87u.dts6
-rw-r--r--src/arm/bcm4709-buffalo-wxr-1900dhp.dts14
-rw-r--r--src/arm/bcm4709-linksys-ea9200.dts6
-rw-r--r--src/arm/bcm4709-netgear-r7000.dts8
-rw-r--r--src/arm/bcm4709-netgear-r8000.dts10
-rw-r--r--src/arm/bcm4709-tplink-archer-c9-v1.dts6
-rw-r--r--src/arm/bcm47094-asus-rt-ac88u.dts8
-rw-r--r--src/arm/bcm47094-dlink-dir-885l.dts6
-rw-r--r--src/arm/bcm47094-linksys-panamera.dts6
-rw-r--r--src/arm/bcm47094-luxul-abr-4500.dts2
-rw-r--r--src/arm/bcm47094-luxul-xap-1610.dts2
-rw-r--r--src/arm/bcm47094-luxul-xbr-4500.dts2
-rw-r--r--src/arm/bcm47094-luxul-xwc-2000.dts4
-rw-r--r--src/arm/bcm47094-luxul-xwr-3100.dts2
-rw-r--r--src/arm/bcm47094-luxul-xwr-3150-v1.dts2
-rw-r--r--src/arm/bcm47094-netgear-r8500.dts8
-rw-r--r--src/arm/bcm47094-phicomm-k3.dts2
-rw-r--r--src/arm/bcm47189-luxul-xap-1440.dts2
-rw-r--r--src/arm/bcm47189-luxul-xap-810.dts2
-rw-r--r--src/arm/bcm47189-tenda-ac9.dts6
-rw-r--r--src/arm/bcm47622.dtsi14
-rw-r--r--src/arm/bcm53015-meraki-mr26.dts166
-rw-r--r--src/arm/bcm53016-meraki-mr32.dts4
-rw-r--r--src/arm/bcm5301x.dtsi6
-rw-r--r--src/arm/bcm63138.dtsi4
-rw-r--r--src/arm/bcm63148.dtsi103
-rw-r--r--src/arm/bcm63178.dtsi120
-rw-r--r--src/arm/bcm6756.dtsi130
-rw-r--r--src/arm/bcm6846.dtsi103
-rw-r--r--src/arm/bcm6855.dtsi120
-rw-r--r--src/arm/bcm6878.dtsi111
-rw-r--r--src/arm/bcm911360_entphn.dts4
-rw-r--r--src/arm/bcm947189acdbmr.dts4
-rw-r--r--src/arm/bcm953012er.dts4
-rw-r--r--src/arm/bcm958625-meraki-alamo.dtsi2
-rw-r--r--src/arm/bcm958625-meraki-kingpin.dtsi2
-rw-r--r--src/arm/bcm963138.dts27
-rw-r--r--src/arm/bcm963138dvt.dts2
-rw-r--r--src/arm/bcm963148.dts30
-rw-r--r--src/arm/bcm963178.dts30
-rw-r--r--src/arm/bcm96756.dts30
-rw-r--r--src/arm/bcm96846.dts30
-rw-r--r--src/arm/bcm96855.dts30
-rw-r--r--src/arm/bcm96878.dts30
-rw-r--r--src/arm/da850-evm.dts18
-rw-r--r--src/arm/da850.dtsi12
-rw-r--r--src/arm/dm8148-evm.dts2
-rw-r--r--src/arm/dm814x.dtsi6
-rw-r--r--src/arm/dm8168-evm.dts2
-rw-r--r--src/arm/dm816x.dtsi6
-rw-r--r--src/arm/dra62x-j5eco-evm.dts2
-rw-r--r--src/arm/dra62x.dtsi6
-rw-r--r--src/arm/dra7-dspeve-thermal.dtsi5
-rw-r--r--src/arm/dra7-iva-thermal.dtsi5
-rw-r--r--src/arm/dra72x-mmc-iodelay.dtsi10
-rw-r--r--src/arm/dra74x-mmc-iodelay.dtsi10
-rw-r--r--src/arm/dra76x.dtsi6
-rw-r--r--src/arm/e60k02.dtsi4
-rw-r--r--src/arm/e70k02.dtsi8
-rw-r--r--src/arm/ecx-common.dtsi10
-rw-r--r--src/arm/en7523-evb.dts8
-rw-r--r--src/arm/en7523.dtsi66
-rw-r--r--src/arm/exynos-pinctrl.h55
-rw-r--r--src/arm/exynos3250-artik5.dtsi2
-rw-r--r--src/arm/exynos3250-pinctrl.dtsi2
-rw-r--r--src/arm/exynos3250.dtsi6
-rw-r--r--src/arm/exynos4.dtsi8
-rw-r--r--src/arm/exynos4210-i9100.dts8
-rw-r--r--src/arm/exynos4210-origen.dts12
-rw-r--r--src/arm/exynos4210-pinctrl.dtsi2
-rw-r--r--src/arm/exynos4210-trats.dts2
-rw-r--r--src/arm/exynos4412-galaxy-s3.dtsi8
-rw-r--r--src/arm/exynos4412-itop-elite.dts15
-rw-r--r--src/arm/exynos4412-midas.dtsi3
-rw-r--r--src/arm/exynos4412-odroidu3.dts4
-rw-r--r--src/arm/exynos4412-odroidx.dts5
-rw-r--r--src/arm/exynos4412-p4note.dtsi86
-rw-r--r--src/arm/exynos4412-pinctrl.dtsi2
-rw-r--r--src/arm/exynos4412-tiny4412.dts3
-rw-r--r--src/arm/exynos5.dtsi2
-rw-r--r--src/arm/exynos5250-arndale.dts12
-rw-r--r--src/arm/exynos5250-pinctrl.dtsi2
-rw-r--r--src/arm/exynos5250-snow-common.dtsi2
-rw-r--r--src/arm/exynos5250-spring.dts2
-rw-r--r--src/arm/exynos5260-pinctrl.dtsi2
-rw-r--r--src/arm/exynos5410-pinctrl.dtsi2
-rw-r--r--src/arm/exynos5420-arndale-octa.dts2
-rw-r--r--src/arm/exynos5420-peach-pit.dts2
-rw-r--r--src/arm/exynos5420-pinctrl.dtsi2
-rw-r--r--src/arm/exynos5422-odroidhc1.dts4
-rw-r--r--src/arm/exynos5422-odroidxu4.dts4
-rw-r--r--src/arm/exynos54xx-odroidxu-leds.dtsi8
-rw-r--r--src/arm/exynos5800-peach-pi.dts2
-rw-r--r--src/arm/imx23-pinfunc.h8
-rw-r--r--src/arm/imx25.dtsi2
-rw-r--r--src/arm/imx27.dtsi6
-rw-r--r--src/arm/imx28-pinfunc.h8
-rw-r--r--src/arm/imx31.dtsi4
-rw-r--r--src/arm/imx50.dtsi6
-rw-r--r--src/arm/imx51-ts4800.dts2
-rw-r--r--src/arm/imx51.dtsi6
-rw-r--r--src/arm/imx53.dtsi6
-rw-r--r--src/arm/imx6dl-plym2m.dts2
-rw-r--r--src/arm/imx6dl-prtvt7.dts2
-rw-r--r--src/arm/imx6dl-victgo.dts2
-rw-r--r--src/arm/imx6dl.dtsi2
-rw-r--r--src/arm/imx6q-apalis-eval.dts127
-rw-r--r--src/arm/imx6q-apalis-ixora-v1.1.dts263
-rw-r--r--src/arm/imx6q-apalis-ixora-v1.2.dts276
-rw-r--r--src/arm/imx6q-apalis-ixora.dts113
-rw-r--r--src/arm/imx6q-bosch-acc.dts4
-rw-r--r--src/arm/imx6q-gk802.dts9
-rw-r--r--src/arm/imx6q-skov-reve-mi1010ait-1cp1.dts6
-rw-r--r--src/arm/imx6q.dtsi4
-rw-r--r--src/arm/imx6qdl-apalis.dtsi638
-rw-r--r--src/arm/imx6qdl-colibri.dtsi19
-rw-r--r--src/arm/imx6qdl-kontron-samx6i.dtsi12
-rw-r--r--src/arm/imx6qdl-prti6q.dtsi3
-rw-r--r--src/arm/imx6qdl-skov-cpu-revc.dtsi4
-rw-r--r--src/arm/imx6qdl-skov-cpu.dtsi10
-rw-r--r--src/arm/imx6qdl-vicut1.dtsi2
-rw-r--r--src/arm/imx6qdl.dtsi6
-rw-r--r--src/arm/imx6sl-tolino-shine2hd.dts10
-rw-r--r--src/arm/imx6sx.dtsi2
-rw-r--r--src/arm/imx6ul-kontron-n6x1x-s.dtsi1
-rw-r--r--src/arm/imx6ul-phytec-segin.dtsi5
-rw-r--r--src/arm/imx6ul-tqma6ul2l.dtsi2
-rw-r--r--src/arm/imx6ul.dtsi36
-rw-r--r--src/arm/imx6ull-colibri.dtsi1
-rw-r--r--src/arm/imx6ull-tqma6ull2.dtsi2
-rw-r--r--src/arm/imx6ull-tqma6ull2l.dtsi2
-rw-r--r--src/arm/imx6ull.dtsi2
-rw-r--r--src/arm/imx6ulz-bsh-smm-m2.dts4
-rw-r--r--src/arm/imx7-colibri-aster.dtsi142
-rw-r--r--src/arm/imx7-colibri-eval-v3.dtsi156
-rw-r--r--src/arm/imx7-colibri-iris-v2.dtsi112
-rw-r--r--src/arm/imx7-colibri-iris.dtsi108
-rw-r--r--src/arm/imx7-colibri.dtsi830
-rw-r--r--src/arm/imx7d-colibri-aster.dts30
-rw-r--r--src/arm/imx7d-colibri-emmc-aster.dts10
-rw-r--r--src/arm/imx7d-colibri-emmc-eval-v3.dts10
-rw-r--r--src/arm/imx7d-colibri-emmc-iris-v2.dts21
-rw-r--r--src/arm/imx7d-colibri-emmc-iris.dts21
-rw-r--r--src/arm/imx7d-colibri-emmc.dtsi17
-rw-r--r--src/arm/imx7d-colibri-eval-v3.dts45
-rw-r--r--src/arm/imx7d-colibri-iris-v2.dts83
-rw-r--r--src/arm/imx7d-colibri-iris.dts56
-rw-r--r--src/arm/imx7d-colibri.dtsi13
-rw-r--r--src/arm/imx7d-sdb.dts2
-rw-r--r--src/arm/imx7d-smegw01.dts4
-rw-r--r--src/arm/imx7d.dtsi2
-rw-r--r--src/arm/imx7s-colibri-aster.dts27
-rw-r--r--src/arm/imx7s-colibri-eval-v3.dts43
-rw-r--r--src/arm/imx7s-colibri-iris-v2.dts78
-rw-r--r--src/arm/imx7s-colibri-iris.dts51
-rw-r--r--src/arm/imx7s-colibri.dtsi5
-rw-r--r--src/arm/imx7s.dtsi2
-rw-r--r--src/arm/imxrt1050.dtsi4
-rw-r--r--src/arm/imxrt1170-pinfunc.h1561
-rw-r--r--src/arm/integratorap-im-pd1.dts5
-rw-r--r--src/arm/integratorap.dts9
-rw-r--r--src/arm/keystone-k2e-netcp.dtsi26
-rw-r--r--src/arm/keystone-k2e.dtsi6
-rw-r--r--src/arm/keystone-k2g-netcp.dtsi2
-rw-r--r--src/arm/keystone-k2g.dtsi18
-rw-r--r--src/arm/keystone-k2hk-netcp.dtsi12
-rw-r--r--src/arm/keystone-k2hk.dtsi4
-rw-r--r--src/arm/keystone-k2l-netcp.dtsi18
-rw-r--r--src/arm/keystone-k2l.dtsi8
-rw-r--r--src/arm/keystone.dtsi18
-rw-r--r--src/arm/lan966x-kontron-kswitch-d10-mmt.dtsi13
-rw-r--r--src/arm/lan966x-pcb8291.dts61
-rw-r--r--src/arm/lan966x-pcb8309.dts184
-rw-r--r--src/arm/lan966x.dtsi32
-rw-r--r--src/arm/lpc18xx.dtsi6
-rw-r--r--src/arm/ls1021a-iot.dts2
-rw-r--r--src/arm/ls1021a.dtsi7
-rw-r--r--src/arm/meson.dtsi4
-rw-r--r--src/arm/meson8.dtsi2
-rw-r--r--src/arm/meson8b.dtsi2
-rw-r--r--src/arm/moxart-uc7112lx.dts2
-rw-r--r--src/arm/moxart.dtsi4
-rw-r--r--src/arm/mt2701.dtsi8
-rw-r--r--src/arm/mt7623.dtsi6
-rw-r--r--src/arm/mt7623a-rfb-emmc.dts4
-rw-r--r--src/arm/mt7623a-rfb-nand.dts4
-rw-r--r--src/arm/mt7623n-bananapi-bpi-r2.dts4
-rw-r--r--src/arm/mt7623n-rfb-emmc.dts4
-rw-r--r--src/arm/mt7629-rfb.dts4
-rw-r--r--src/arm/mxs-pinfunc.h8
-rw-r--r--src/arm/nuvoton-common-npcm7xx.dtsi3
-rw-r--r--src/arm/nuvoton-npcm750.dtsi2
-rw-r--r--src/arm/omap2.dtsi5
-rw-r--r--src/arm/omap2420-h4.dts2
-rw-r--r--src/arm/omap2420.dtsi5
-rw-r--r--src/arm/omap2430.dtsi5
-rw-r--r--src/arm/omap3-cpu-thermal.dtsi5
-rw-r--r--src/arm/omap3-evm-37xx.dts2
-rw-r--r--src/arm/omap3-evm.dts2
-rw-r--r--src/arm/omap3-gta04.dtsi2
-rw-r--r--src/arm/omap3-igep.dtsi2
-rw-r--r--src/arm/omap3-ldp.dts6
-rw-r--r--src/arm/omap3-lilly-a83x.dtsi2
-rw-r--r--src/arm/omap3-n900.dts4
-rw-r--r--src/arm/omap3-n950-n9.dtsi4
-rw-r--r--src/arm/omap3-overo-base.dtsi2
-rw-r--r--src/arm/omap3-pandora-common.dtsi2
-rw-r--r--src/arm/omap3.dtsi5
-rw-r--r--src/arm/omap3430-sdp.dts6
-rw-r--r--src/arm/omap34xx.dtsi5
-rw-r--r--src/arm/omap36xx.dtsi5
-rw-r--r--src/arm/omap4-cpu-thermal.dtsi5
-rw-r--r--src/arm/omap443x.dtsi5
-rw-r--r--src/arm/omap4460.dtsi5
-rw-r--r--src/arm/omap5-core-thermal.dtsi5
-rw-r--r--src/arm/omap5-gpu-thermal.dtsi5
-rw-r--r--src/arm/omap5-l4.dtsi2
-rw-r--r--src/arm/orion5x-lacie-d2-network.dts5
-rw-r--r--src/arm/orion5x-lacie-ethernet-disk-mini-v2.dts9
-rw-r--r--src/arm/orion5x-maxtor-shared-storage-2.dts5
-rw-r--r--src/arm/orion5x-mv88f5181.dtsi9
-rw-r--r--src/arm/orion5x-mv88f5182.dtsi9
-rw-r--r--src/arm/orion5x-netgear-wnr854t.dts9
-rw-r--r--src/arm/orion5x-rd88f5182-nas.dts9
-rw-r--r--src/arm/orion5x.dtsi9
-rw-r--r--src/arm/pxa300-raumfeld-common.dtsi10
-rw-r--r--src/arm/qcom-apq8060-dragonboard.dts25
-rw-r--r--src/arm/qcom-apq8064-asus-nexus7-flo.dts24
-rw-r--r--src/arm/qcom-apq8064-cm-qs600.dts14
-rw-r--r--src/arm/qcom-apq8064-ifc6410.dts25
-rw-r--r--src/arm/qcom-apq8064-sony-xperia-lagan-yuga.dts10
-rw-r--r--src/arm/qcom-apq8064.dtsi189
-rw-r--r--src/arm/qcom-apq8084.dtsi10
-rw-r--r--src/arm/qcom-ipq4018-ap120c-ac-bit.dts6
-rw-r--r--src/arm/qcom-ipq4018-ap120c-ac.dts7
-rw-r--r--src/arm/qcom-ipq4018-ap120c-ac.dtsi2
-rw-r--r--src/arm/qcom-ipq4019-ap.dk04.1.dtsi2
-rw-r--r--src/arm/qcom-ipq4019-ap.dk07.1-c1.dts2
-rw-r--r--src/arm/qcom-ipq4019.dtsi4
-rw-r--r--src/arm/qcom-ipq8064-ap148.dts6
-rw-r--r--src/arm/qcom-ipq8064-rb3011.dts15
-rw-r--r--src/arm/qcom-ipq8064-smb208.dtsi37
-rw-r--r--src/arm/qcom-ipq8064-v1.0.dtsi9
-rw-r--r--src/arm/qcom-ipq8064.dtsi198
-rw-r--r--src/arm/qcom-mdm9615-wp8548.dtsi2
-rw-r--r--src/arm/qcom-mdm9615.dtsi7
-rw-r--r--src/arm/qcom-msm8226.dtsi6
-rw-r--r--src/arm/qcom-msm8660.dtsi116
-rw-r--r--src/arm/qcom-msm8960.dtsi54
-rw-r--r--src/arm/qcom-msm8974-lge-nexus5-hammerhead.dts42
-rw-r--r--src/arm/qcom-msm8974-sony-xperia-rhine.dtsi40
-rw-r--r--src/arm/qcom-msm8974.dtsi53
-rw-r--r--src/arm/qcom-msm8974pro-fairphone-fp2.dts46
-rw-r--r--src/arm/qcom-msm8974pro-samsung-klte.dts22
-rw-r--r--src/arm/qcom-msm8974pro-sony-xperia-shinano-castor.dts48
-rw-r--r--src/arm/qcom-pm8841.dtsi1
-rw-r--r--src/arm/qcom-pm8941.dtsi12
-rw-r--r--src/arm/qcom-pmx55.dtsi1
-rw-r--r--src/arm/qcom-pmx65.dtsi3
-rw-r--r--src/arm/qcom-sdx55.dtsi8
-rw-r--r--src/arm/qcom-sdx65-mtp.dts61
-rw-r--r--src/arm/qcom-sdx65.dtsi273
-rw-r--r--src/arm/r7s9210-rza2mevb.dts4
-rw-r--r--src/arm/r8a7790-lager.dts2
-rw-r--r--src/arm/r8a7790-stout.dts2
-rw-r--r--src/arm/r8a7791-koelsch.dts2
-rw-r--r--src/arm/r8a7791-porter.dts2
-rw-r--r--src/arm/r8a7792-blanche.dts2
-rw-r--r--src/arm/r8a7793-gose.dts2
-rw-r--r--src/arm/r8a7794-alt.dts2
-rw-r--r--src/arm/r8a7794-silk.dts2
-rw-r--r--src/arm/r9a06g032-rzn1d400-db.dts119
-rw-r--r--src/arm/r9a06g032.dtsi108
-rw-r--r--src/arm/rk3066a-bqcurie2.dts4
-rw-r--r--src/arm/rk3066a-mk808.dts18
-rw-r--r--src/arm/rk3066a-rayeager.dts2
-rw-r--r--src/arm/rk3188-bqedison2qc.dts4
-rw-r--r--src/arm/rk3188-px3-evb.dts2
-rw-r--r--src/arm/rk3188-radxarock.dts2
-rw-r--r--src/arm/rk3229-evb.dts2
-rw-r--r--src/arm/rk3288-evb.dtsi2
-rw-r--r--src/arm/rk3288-firefly-reload.dts2
-rw-r--r--src/arm/rk3288-firefly.dtsi2
-rw-r--r--src/arm/rk3288-phycore-rdk.dts4
-rw-r--r--src/arm/rk3288-popmetal.dts2
-rw-r--r--src/arm/rk3288-r89.dts2
-rw-r--r--src/arm/rk3288-rock2-square.dts2
-rw-r--r--src/arm/rk3288-tinker.dtsi4
-rw-r--r--src/arm/rk3288-veyron-broadcom-bluetooth.dtsi10
-rw-r--r--src/arm/rk3288-veyron-chromebook.dtsi2
-rw-r--r--src/arm/rk3288-veyron-minnie.dts4
-rw-r--r--src/arm/rk3288-veyron-pinky.dts2
-rw-r--r--src/arm/rk3288-veyron.dtsi2
-rw-r--r--src/arm/rv1108-elgin-r1.dts14
-rw-r--r--src/arm/rv1108-evb.dts14
-rw-r--r--src/arm/rv1108.dtsi2
-rw-r--r--src/arm/s3c2410-pinctrl.h19
-rw-r--r--src/arm/s3c2416-pinctrl.dtsi38
-rw-r--r--src/arm/s3c2416.dtsi4
-rw-r--r--src/arm/s3c64xx-pinctrl.dtsi178
-rw-r--r--src/arm/s3c64xx-pinctrl.h27
-rw-r--r--src/arm/s3c64xx.dtsi6
-rw-r--r--src/arm/s5pv210-aquila.dts4
-rw-r--r--src/arm/s5pv210-aries.dtsi134
-rw-r--r--src/arm/s5pv210-fascinate4g.dts28
-rw-r--r--src/arm/s5pv210-galaxys.dts42
-rw-r--r--src/arm/s5pv210-pinctrl.dtsi480
-rw-r--r--src/arm/s5pv210-pinctrl.h39
-rw-r--r--src/arm/s5pv210.dtsi8
-rw-r--r--src/arm/sam9x60.dtsi4
-rw-r--r--src/arm/sama5d2.dtsi24
-rw-r--r--src/arm/sama5d3.dtsi2
-rw-r--r--src/arm/sama5d4.dtsi2
-rw-r--r--src/arm/sama7g5.dtsi7
-rw-r--r--src/arm/sd5203.dts2
-rw-r--r--src/arm/socfpga.dtsi8
-rw-r--r--src/arm/socfpga_arria10.dtsi10
-rw-r--r--src/arm/socfpga_arria10_chameleonv3.dts90
-rw-r--r--src/arm/socfpga_arria10_mercury_aa1.dtsi80
-rw-r--r--src/arm/spear1310-evb.dts2
-rw-r--r--src/arm/spear1340-evb.dts2
-rw-r--r--src/arm/spear1340.dtsi2
-rw-r--r--src/arm/spear300-evb.dts2
-rw-r--r--src/arm/spear310-evb.dts2
-rw-r--r--src/arm/spear320-evb.dts2
-rw-r--r--src/arm/spear320-hmi.dts2
-rw-r--r--src/arm/spear320.dtsi2
-rw-r--r--src/arm/ste-ab8500.dtsi6
-rw-r--r--src/arm/ste-dbx5x0.dtsi5
-rw-r--r--src/arm/ste-hrefv60plus.dtsi4
-rw-r--r--src/arm/ste-ux500-samsung-codina.dts4
-rw-r--r--src/arm/ste-ux500-samsung-gavini.dts4
-rw-r--r--src/arm/ste-ux500-samsung-janice.dts4
-rw-r--r--src/arm/stih407-family.dtsi176
-rw-r--r--src/arm/stih407.dtsi4
-rw-r--r--src/arm/stih410.dtsi4
-rw-r--r--src/arm/stihxxx-b2120.dtsi8
-rw-r--r--src/arm/stm32429i-eval.dts8
-rw-r--r--src/arm/stm32h743.dtsi4
-rw-r--r--src/arm/stm32h743i-disco.dts8
-rw-r--r--src/arm/stm32h743i-eval.dts8
-rw-r--r--src/arm/stm32h750i-art-pi.dts8
-rw-r--r--src/arm/stm32mp131.dtsi140
-rw-r--r--src/arm/stm32mp133.dtsi4
-rw-r--r--src/arm/stm32mp135f-dk.dts11
-rw-r--r--src/arm/stm32mp13xc.dtsi3
-rw-r--r--src/arm/stm32mp13xf.dtsi3
-rw-r--r--src/arm/stm32mp15-pinctrl.dtsi177
-rw-r--r--src/arm/stm32mp151.dtsi7
-rw-r--r--src/arm/stm32mp153c-dhcor-drc-compact.dts30
-rw-r--r--src/arm/stm32mp15xx-dhcor-avenger96.dtsi55
-rw-r--r--src/arm/stm32mp15xx-dhcor-drc-compact.dtsi322
-rw-r--r--src/arm/stm32mp15xx-dhcor-io1v8.dtsi5
-rw-r--r--src/arm/stm32mp15xx-dhcor-som.dtsi4
-rw-r--r--src/arm/stm32mp15xx-dkx.dtsi8
-rw-r--r--src/arm/stm32mp15xx-osd32.dtsi9
-rw-r--r--src/arm/sun4i-a10-inet9f-rev03.dts40
-rw-r--r--src/arm/sun4i-a10-pcduino.dts6
-rw-r--r--src/arm/sun5i-a13-licheepi-one.dts6
-rw-r--r--src/arm/sun6i-a31.dtsi13
-rw-r--r--src/arm/sun7i-a20-pcduino3.dts6
-rw-r--r--src/arm/sun8i-a23-a33.dtsi9
-rw-r--r--src/arm/sun8i-h2-plus-bananapi-m2-zero.dts8
-rw-r--r--src/arm/sun8i-h3-beelink-x2.dts6
-rw-r--r--src/arm/sun8i-h3-mapleboard-mp130.dts6
-rw-r--r--src/arm/sun8i-h3-nanopi-duo2.dts8
-rw-r--r--src/arm/sun8i-h3-nanopi-neo-air.dts2
-rw-r--r--src/arm/sun8i-h3-nanopi-r1.dts4
-rw-r--r--src/arm/sun8i-h3-nanopi.dtsi4
-rw-r--r--src/arm/sun8i-h3-orangepi-2.dts6
-rw-r--r--src/arm/sun8i-h3-orangepi-lite.dts4
-rw-r--r--src/arm/sun8i-h3-orangepi-one.dts4
-rw-r--r--src/arm/sun8i-h3-orangepi-pc.dts4
-rw-r--r--src/arm/sun8i-r16-bananapi-m2m.dts4
-rw-r--r--src/arm/sun8i-r40-bananapi-m2-ultra.dts5
-rw-r--r--src/arm/sun8i-r40-cpu-opp.dtsi52
-rw-r--r--src/arm/sun8i-r40-feta40i.dtsi5
-rw-r--r--src/arm/sun8i-r40.dtsi44
-rw-r--r--src/arm/sun8i-t3-cqa3t-bv3.dts5
-rw-r--r--src/arm/sun8i-v3s.dtsi6
-rw-r--r--src/arm/sun8i-v40-bananapi-m2-berry.dts5
-rw-r--r--src/arm/sun9i-a80.dtsi1
-rw-r--r--src/arm/sunplus-sp7021-achip.dtsi84
-rw-r--r--src/arm/sunplus-sp7021-demo-v3.dts30
-rw-r--r--src/arm/sunplus-sp7021.dtsi310
-rw-r--r--src/arm/sunxi-bananapi-m2-plus.dtsi8
-rw-r--r--src/arm/sunxi-h3-h5-emlid-neutis.dtsi4
-rw-r--r--src/arm/sunxi-h3-h5.dtsi13
-rw-r--r--src/arm/sunxi-libretech-all-h3-cc.dtsi4
-rw-r--r--src/arm/tegra114-asus-tf701t.dts8
-rw-r--r--src/arm/tegra114-dalmore.dts8
-rw-r--r--src/arm/tegra114-roth.dts6
-rw-r--r--src/arm/tegra114-tn7.dts6
-rw-r--r--src/arm/tegra124-apalis-eval.dts2
-rw-r--r--src/arm/tegra124-apalis-v1.2-eval.dts2
-rw-r--r--src/arm/tegra124-jetson-tk1.dts2
-rw-r--r--src/arm/tegra124-nyan.dtsi4
-rw-r--r--src/arm/tegra124-venice2.dts2
-rw-r--r--src/arm/tegra20-acer-a500-picasso.dts10
-rw-r--r--src/arm/tegra20-asus-tf101.dts10
-rw-r--r--src/arm/tegra20-colibri-eval-v3.dts2
-rw-r--r--src/arm/tegra20-colibri-iris.dts2
-rw-r--r--src/arm/tegra20-harmony.dts2
-rw-r--r--src/arm/tegra20-paz00.dts2
-rw-r--r--src/arm/tegra20-seaboard.dts4
-rw-r--r--src/arm/tegra20-trimslice.dts2
-rw-r--r--src/arm/tegra20-ventana.dts2
-rw-r--r--src/arm/tegra30-apalis-eval.dts2
-rw-r--r--src/arm/tegra30-apalis-v1.1-eval.dts2
-rw-r--r--src/arm/tegra30-asus-nexus7-grouper-common.dtsi14
-rw-r--r--src/arm/tegra30-asus-nexus7-tilapia.dtsi2
-rw-r--r--src/arm/tegra30-asus-transformer-common.dtsi10
-rw-r--r--src/arm/tegra30-cardhu.dtsi6
-rw-r--r--src/arm/tegra30-colibri-eval-v3.dts2
-rw-r--r--src/arm/tegra30-colibri.dtsi6
-rw-r--r--src/arm/tegra30-ouya.dts2
-rw-r--r--src/arm/tegra30-pegatron-chagall.dts10
-rw-r--r--src/arm/uniphier-pxs2.dtsi8
-rw-r--r--src/arm/versatile-ab.dts2
-rw-r--r--src/arm/zynq-zc702.dts4
-rw-r--r--src/arm/zynq-zturn-common.dtsi2
-rw-r--r--src/arm64/allwinner/sun50i-a100.dtsi6
-rw-r--r--src/arm64/allwinner/sun50i-a64-amarula-relic.dts2
-rw-r--r--src/arm64/allwinner/sun50i-a64-bananapi-m64.dts4
-rw-r--r--src/arm64/allwinner/sun50i-a64-nanopi-a64.dts2
-rw-r--r--src/arm64/allwinner/sun50i-a64-orangepi-win.dts6
-rw-r--r--src/arm64/allwinner/sun50i-a64-pinebook.dts4
-rw-r--r--src/arm64/allwinner/sun50i-a64-pinephone-1.0.dts4
-rw-r--r--src/arm64/allwinner/sun50i-a64-pinephone-1.1.dts4
-rw-r--r--src/arm64/allwinner/sun50i-a64.dtsi10
-rw-r--r--src/arm64/allwinner/sun50i-h5-nanopi-r1s-h5.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-pc2.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-prime.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h6-orangepi-3.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h6-orangepi-lite2.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h6-tanix.dtsi2
-rw-r--r--src/arm64/allwinner/sun50i-h6.dtsi12
-rw-r--r--src/arm64/allwinner/sun50i-h616-orangepi-zero2.dts213
-rw-r--r--src/arm64/allwinner/sun50i-h616-x96-mate.dts177
-rw-r--r--src/arm64/allwinner/sun50i-h616.dtsi591
-rw-r--r--src/arm64/altera/socfpga_stratix10.dtsi58
-rw-r--r--src/arm64/altera/socfpga_stratix10_socdk.dts10
-rw-r--r--src/arm64/altera/socfpga_stratix10_socdk_nand.dts10
-rw-r--r--src/arm64/altera/socfpga_stratix10_swvp.dts117
-rw-r--r--src/arm64/amd/amd-overdrive-rev-b0.dts4
-rw-r--r--src/arm64/amd/amd-overdrive-rev-b1.dts4
-rw-r--r--src/arm64/amlogic/meson-axg.dtsi2
-rw-r--r--src/arm64/amlogic/meson-g12b-gsking-x.dts27
-rw-r--r--src/arm64/amlogic/meson-g12b-gtking-pro.dts2
-rw-r--r--src/arm64/amlogic/meson-gx.dtsi2
-rw-r--r--src/arm64/amlogic/meson-gxbb-kii-pro.dts2
-rw-r--r--src/arm64/amlogic/meson-gxbb-nexbox-a95x.dts4
-rw-r--r--src/arm64/amlogic/meson-gxbb-wetek-play2.dts4
-rw-r--r--src/arm64/amlogic/meson-gxl-s905d-mecool-kii-pro.dts4
-rw-r--r--src/arm64/amlogic/meson-gxl-s905d-p230.dts4
-rw-r--r--src/arm64/amlogic/meson-gxl-s905d-vero4k-plus.dts4
-rw-r--r--src/arm64/amlogic/meson-gxl-s905w-jethome-jethub-j80.dts2
-rw-r--r--src/arm64/amlogic/meson-gxm-mecool-kiii-pro.dts4
-rw-r--r--src/arm64/amlogic/meson-gxm-minix-neo-u9h.dts4
-rw-r--r--src/arm64/amlogic/meson-gxm-q200.dts4
-rw-r--r--src/arm64/amlogic/meson-gxm-wetek-core2.dts2
-rw-r--r--src/arm64/amlogic/meson-s4.dtsi6
-rw-r--r--src/arm64/amlogic/meson-sm1-sei610.dts10
-rw-r--r--src/arm64/apm/apm-merlin.dts2
-rw-r--r--src/arm64/apm/apm-mustang.dts2
-rw-r--r--src/arm64/apm/apm-shadowcat.dtsi6
-rw-r--r--src/arm64/apm/apm-storm.dtsi10
-rw-r--r--src/arm64/apple/t8103-pmgr.dtsi7
-rw-r--r--src/arm64/apple/t8103.dtsi34
-rw-r--r--src/arm64/arm/fvp-base-revc.dts2
-rw-r--r--src/arm64/arm/juno-base.dtsi47
-rw-r--r--src/arm64/arm/juno-cs-r1r2.dtsi18
-rw-r--r--src/arm64/arm/juno-r1.dts2
-rw-r--r--src/arm64/arm/juno-r2.dts2
-rw-r--r--src/arm64/arm/juno-scmi.dtsi1
-rw-r--r--src/arm64/arm/juno.dts2
-rw-r--r--src/arm64/broadcom/bcm4908/bcm4906-tplink-archer-c2300-v1.dts8
-rw-r--r--src/arm64/broadcom/bcm4908/bcm4908-asus-gt-ac5300.dts8
-rw-r--r--src/arm64/broadcom/bcmbca/bcm4912-asus-gt-ax6000.dts19
-rw-r--r--src/arm64/broadcom/bcmbca/bcm4912.dtsi128
-rw-r--r--src/arm64/broadcom/bcmbca/bcm63146.dtsi110
-rw-r--r--src/arm64/broadcom/bcmbca/bcm63158.dtsi128
-rw-r--r--src/arm64/broadcom/bcmbca/bcm6813.dtsi128
-rw-r--r--src/arm64/broadcom/bcmbca/bcm6856.dtsi103
-rw-r--r--src/arm64/broadcom/bcmbca/bcm6858.dtsi121
-rw-r--r--src/arm64/broadcom/bcmbca/bcm94912.dts30
-rw-r--r--src/arm64/broadcom/bcmbca/bcm963146.dts30
-rw-r--r--src/arm64/broadcom/bcmbca/bcm963158.dts30
-rw-r--r--src/arm64/broadcom/bcmbca/bcm96813.dts30
-rw-r--r--src/arm64/broadcom/bcmbca/bcm96856.dts30
-rw-r--r--src/arm64/broadcom/bcmbca/bcm96858.dts30
-rw-r--r--src/arm64/broadcom/stingray/stingray.dtsi2
-rw-r--r--src/arm64/exynos/exynos-pinctrl.h79
-rw-r--r--src/arm64/exynos/exynos5433-pinctrl.dtsi2
-rw-r--r--src/arm64/exynos/exynos5433.dtsi6
-rw-r--r--src/arm64/exynos/exynos7-espresso.dts6
-rw-r--r--src/arm64/exynos/exynos7-pinctrl.dtsi72
-rw-r--r--src/arm64/exynos/exynos7885-jackpotlte.dts20
-rw-r--r--src/arm64/exynos/exynos7885-pinctrl.dtsi2
-rw-r--r--src/arm64/exynos/exynos7885.dtsi32
-rw-r--r--src/arm64/exynos/exynos850-pinctrl.dtsi2
-rw-r--r--src/arm64/exynos/exynosautov9-pinctrl.dtsi8
-rw-r--r--src/arm64/exynos/exynosautov9-sadk.dts20
-rw-r--r--src/arm64/exynos/exynosautov9.dtsi1170
-rw-r--r--src/arm64/freescale/fsl-ls1012a-qds.dts2
-rw-r--r--src/arm64/freescale/fsl-ls1012a.dtsi18
-rw-r--r--src/arm64/freescale/fsl-ls1028a-qds-65bb.dts1
-rw-r--r--src/arm64/freescale/fsl-ls1028a-qds.dts2
-rw-r--r--src/arm64/freescale/fsl-ls1028a.dtsi16
-rw-r--r--src/arm64/freescale/fsl-ls1043a.dtsi20
-rw-r--r--src/arm64/freescale/fsl-ls1046a.dtsi20
-rw-r--r--src/arm64/freescale/fsl-ls1088a-ten64.dts10
-rw-r--r--src/arm64/freescale/fsl-ls1088a.dtsi16
-rw-r--r--src/arm64/freescale/fsl-ls208xa.dtsi18
-rw-r--r--src/arm64/freescale/fsl-lx2160a-clearfog-itx.dtsi8
-rw-r--r--src/arm64/freescale/fsl-lx2160a-qds.dts4
-rw-r--r--src/arm64/freescale/fsl-lx2160a.dtsi16
-rw-r--r--src/arm64/freescale/fsl-lx2162a-qds.dts4
-rw-r--r--src/arm64/freescale/imx8-ss-conn.dtsi10
-rw-r--r--src/arm64/freescale/imx8mm-beacon-baseboard.dtsi4
-rw-r--r--src/arm64/freescale/imx8mm-evk.dtsi43
-rw-r--r--src/arm64/freescale/imx8mm-icore-mx8mm.dtsi12
-rw-r--r--src/arm64/freescale/imx8mm-mx8menlo.dts14
-rw-r--r--src/arm64/freescale/imx8mm-phyboard-polis-rdk.dts450
-rw-r--r--src/arm64/freescale/imx8mm-phycore-som.dtsi440
-rw-r--r--src/arm64/freescale/imx8mm-tqma8mqml-mba8mx.dts1
-rw-r--r--src/arm64/freescale/imx8mm-tqma8mqml.dtsi1
-rw-r--r--src/arm64/freescale/imx8mm-var-som-symphony.dts6
-rw-r--r--src/arm64/freescale/imx8mm-venice-gw700x.dtsi24
-rw-r--r--src/arm64/freescale/imx8mm-venice-gw7901.dts12
-rw-r--r--src/arm64/freescale/imx8mm-venice-gw7902.dts10
-rw-r--r--src/arm64/freescale/imx8mm-venice-gw7903.dts6
-rw-r--r--src/arm64/freescale/imx8mm-verdin.dtsi31
-rw-r--r--src/arm64/freescale/imx8mm.dtsi16
-rw-r--r--src/arm64/freescale/imx8mn-beacon-baseboard.dtsi4
-rw-r--r--src/arm64/freescale/imx8mn-evk.dtsi45
-rw-r--r--src/arm64/freescale/imx8mn-var-som-symphony.dts6
-rw-r--r--src/arm64/freescale/imx8mn-venice-gw7902.dts8
-rw-r--r--src/arm64/freescale/imx8mn.dtsi14
-rw-r--r--src/arm64/freescale/imx8mp-dhcom-pdk2.dts163
-rw-r--r--src/arm64/freescale/imx8mp-dhcom-som.dtsi1030
-rw-r--r--src/arm64/freescale/imx8mp-evk.dts38
-rw-r--r--src/arm64/freescale/imx8mp-tqma8mpql-mba8mpxl.dts708
-rw-r--r--src/arm64/freescale/imx8mp-tqma8mpql.dtsi284
-rw-r--r--src/arm64/freescale/imx8mp-venice-gw74xx.dts20
-rw-r--r--src/arm64/freescale/imx8mp-verdin.dtsi14
-rw-r--r--src/arm64/freescale/imx8mp.dtsi31
-rw-r--r--src/arm64/freescale/imx8mq-evk.dts43
-rw-r--r--src/arm64/freescale/imx8mq-librem5-devkit.dts6
-rw-r--r--src/arm64/freescale/imx8mq-librem5.dtsi4
-rw-r--r--src/arm64/freescale/imx8mq-nitrogen.dts6
-rw-r--r--src/arm64/freescale/imx8mq-tqma8mq.dtsi1
-rw-r--r--src/arm64/freescale/imx8mq-zii-ultra.dtsi2
-rw-r--r--src/arm64/freescale/imx8mq.dtsi15
-rw-r--r--src/arm64/freescale/imx8qm.dtsi4
-rw-r--r--src/arm64/freescale/imx8qxp-colibri-eval-v3.dtsi8
-rw-r--r--src/arm64/freescale/imx8qxp.dtsi14
-rw-r--r--src/arm64/freescale/imx8ulp.dtsi17
-rw-r--r--src/arm64/freescale/imx93-11x11-evk.dts114
-rwxr-xr-xsrc/arm64/freescale/imx93-pinfunc.h623
-rw-r--r--src/arm64/freescale/imx93.dtsi334
-rw-r--r--src/arm64/freescale/mba8mx.dtsi8
-rw-r--r--src/arm64/hisilicon/hi3660-hikey960.dts14
-rw-r--r--src/arm64/hisilicon/hi3660.dtsi8
-rw-r--r--src/arm64/hisilicon/hi3670.dtsi2
-rw-r--r--src/arm64/hisilicon/hi6220-hikey.dts12
-rw-r--r--src/arm64/hisilicon/hip05-d02.dts6
-rw-r--r--src/arm64/hisilicon/hip06.dtsi6
-rw-r--r--src/arm64/hisilicon/hip07.dtsi6
-rw-r--r--src/arm64/intel/socfpga_agilex.dtsi14
-rw-r--r--src/arm64/lg/lg1312.dtsi38
-rw-r--r--src/arm64/lg/lg1313.dtsi38
-rw-r--r--src/arm64/marvell/ac5-98dx25xx.dtsi291
-rw-r--r--src/arm64/marvell/ac5-98dx35xx-rd.dts101
-rw-r--r--src/arm64/marvell/ac5-98dx35xx.dtsi17
-rw-r--r--src/arm64/marvell/armada-3720-turris-mox.dts14
-rw-r--r--src/arm64/marvell/armada-3720-uDPU.dts16
-rw-r--r--src/arm64/marvell/armada-7040-mochabin.dts16
-rw-r--r--src/arm64/marvell/armada-8040-clearfog-gt-8k.dts8
-rw-r--r--src/arm64/marvell/armada-8040-mcbin.dtsi24
-rw-r--r--src/arm64/marvell/armada-8040-puzzle-m801.dts16
-rw-r--r--src/arm64/marvell/cn9130-crb.dtsi6
-rw-r--r--src/arm64/marvell/cn9130-db.dtsi10
-rw-r--r--src/arm64/marvell/cn9131-db.dtsi8
-rw-r--r--src/arm64/marvell/cn9132-db.dtsi8
-rw-r--r--src/arm64/mediatek/mt2712-evb.dts2
-rw-r--r--src/arm64/mediatek/mt2712e.dtsi2
-rw-r--r--src/arm64/mediatek/mt6755.dtsi9
-rw-r--r--src/arm64/mediatek/mt6795.dtsi269
-rw-r--r--src/arm64/mediatek/mt7622-bananapi-bpi-r64.dts21
-rw-r--r--src/arm64/mediatek/mt7622-rfb1.dts13
-rw-r--r--src/arm64/mediatek/mt7622.dtsi10
-rw-r--r--src/arm64/mediatek/mt7986a.dtsi4
-rw-r--r--src/arm64/mediatek/mt8173-elm-hana-rev7.dts6
-rw-r--r--src/arm64/mediatek/mt8173-elm.dtsi24
-rw-r--r--src/arm64/mediatek/mt8173-evb.dts12
-rw-r--r--src/arm64/mediatek/mt8173.dtsi25
-rw-r--r--src/arm64/mediatek/mt8183-evb.dts38
-rw-r--r--src/arm64/mediatek/mt8183-kukui-jacuzzi.dtsi4
-rw-r--r--src/arm64/mediatek/mt8183-kukui-kakadu.dtsi2
-rw-r--r--src/arm64/mediatek/mt8183-kukui.dtsi13
-rw-r--r--src/arm64/mediatek/mt8183-pumpkin.dts2
-rw-r--r--src/arm64/mediatek/mt8183.dtsi315
-rw-r--r--src/arm64/mediatek/mt8192-asurada-hayato-r1.dts47
-rw-r--r--src/arm64/mediatek/mt8192-asurada-spherion-r0.dts62
-rw-r--r--src/arm64/mediatek/mt8192-asurada.dtsi959
-rw-r--r--src/arm64/mediatek/mt8192.dtsi29
-rw-r--r--src/arm64/mediatek/mt8195-cherry-tomato-r1.dts15
-rw-r--r--src/arm64/mediatek/mt8195-cherry-tomato-r2.dts35
-rw-r--r--src/arm64/mediatek/mt8195-cherry-tomato-r3.dts36
-rw-r--r--src/arm64/mediatek/mt8195-cherry.dtsi702
-rw-r--r--src/arm64/mediatek/mt8195-evb.dts8
-rw-r--r--src/arm64/mediatek/mt8195.dtsi76
-rw-r--r--src/arm64/mediatek/pumpkin-common.dtsi4
-rw-r--r--src/arm64/microchip/sparx5_pcb134_board.dtsi200
-rw-r--r--src/arm64/microchip/sparx5_pcb135_board.dtsi48
-rw-r--r--src/arm64/nuvoton/nuvoton-common-npcm8xx.dtsi170
-rw-r--r--src/arm64/nuvoton/nuvoton-npcm845-evb.dts30
-rw-r--r--src/arm64/nuvoton/nuvoton-npcm845.dtsi76
-rw-r--r--src/arm64/nvidia/tegra132-norrin.dts4
-rw-r--r--src/arm64/nvidia/tegra186-p2771-0000.dts49
-rw-r--r--src/arm64/nvidia/tegra186-p3509-0000+p3636-0001.dts6
-rw-r--r--src/arm64/nvidia/tegra186.dtsi37
-rw-r--r--src/arm64/nvidia/tegra194-p2888.dtsi2
-rw-r--r--src/arm64/nvidia/tegra194-p2972-0000.dts47
-rw-r--r--src/arm64/nvidia/tegra194-p3509-0000.dtsi47
-rw-r--r--src/arm64/nvidia/tegra194.dtsi113
-rw-r--r--src/arm64/nvidia/tegra210-p2371-2180.dts84
-rw-r--r--src/arm64/nvidia/tegra210-p2597.dtsi6
-rw-r--r--src/arm64/nvidia/tegra210-p2894.dtsi2
-rw-r--r--src/arm64/nvidia/tegra210-p3450-0000.dts88
-rw-r--r--src/arm64/nvidia/tegra210-smaug.dts10
-rw-r--r--src/arm64/nvidia/tegra210.dtsi42
-rw-r--r--src/arm64/nvidia/tegra234-p3737-0000+p3701-0000.dts49
-rw-r--r--src/arm64/nvidia/tegra234.dtsi177
-rw-r--r--src/arm64/qcom/apq8016-sbc.dts36
-rw-r--r--src/arm64/qcom/apq8096-db820c.dts91
-rw-r--r--src/arm64/qcom/ipq6018-cp01-c1.dts6
-rw-r--r--src/arm64/qcom/ipq6018.dtsi41
-rw-r--r--src/arm64/qcom/ipq8074-hk01.dts3
-rw-r--r--src/arm64/qcom/ipq8074-hk10.dtsi5
-rw-r--r--src/arm64/qcom/ipq8074.dtsi54
-rw-r--r--src/arm64/qcom/msm8916-alcatel-idol347.dts2
-rw-r--r--src/arm64/qcom/msm8916-asus-z00l.dts4
-rw-r--r--src/arm64/qcom/msm8916-huawei-g7.dts2
-rw-r--r--src/arm64/qcom/msm8916-longcheer-l8150.dts2
-rw-r--r--src/arm64/qcom/msm8916-longcheer-l8910.dts2
-rw-r--r--src/arm64/qcom/msm8916-samsung-a2015-common.dtsi16
-rw-r--r--src/arm64/qcom/msm8916-samsung-a3u-eur.dts8
-rw-r--r--src/arm64/qcom/msm8916-samsung-a5u-eur.dts8
-rw-r--r--src/arm64/qcom/msm8916-samsung-j5.dts4
-rw-r--r--src/arm64/qcom/msm8916-samsung-serranove.dts6
-rw-r--r--src/arm64/qcom/msm8916-wingtech-wt88047.dts2
-rw-r--r--src/arm64/qcom/msm8916.dtsi28
-rw-r--r--src/arm64/qcom/msm8953.dtsi6
-rw-r--r--src/arm64/qcom/msm8992-xiaomi-libra.dts6
-rw-r--r--src/arm64/qcom/msm8994-msft-lumia-octagon.dtsi29
-rw-r--r--src/arm64/qcom/msm8994-sony-xperia-kitakami.dtsi12
-rw-r--r--src/arm64/qcom/msm8994.dtsi21
-rw-r--r--src/arm64/qcom/msm8996-sony-xperia-tone.dtsi77
-rw-r--r--src/arm64/qcom/msm8996-xiaomi-common.dtsi14
-rw-r--r--src/arm64/qcom/msm8996-xiaomi-gemini.dts4
-rw-r--r--src/arm64/qcom/msm8996-xiaomi-natrium.dts414
-rw-r--r--src/arm64/qcom/msm8996-xiaomi-scorpio.dts2
-rw-r--r--src/arm64/qcom/msm8996.dtsi297
-rw-r--r--src/arm64/qcom/msm8998-asus-novago-tp370ql.dts23
-rw-r--r--src/arm64/qcom/msm8998-clamshell.dtsi138
-rw-r--r--src/arm64/qcom/msm8998-fxtec-pro1.dts460
-rw-r--r--src/arm64/qcom/msm8998-hp-envy-x2.dts9
-rw-r--r--src/arm64/qcom/msm8998-lenovo-miix-630.dts9
-rw-r--r--src/arm64/qcom/msm8998-mtp.dts443
-rw-r--r--src/arm64/qcom/msm8998-oneplus-cheeseburger.dts2
-rw-r--r--src/arm64/qcom/msm8998-oneplus-common.dtsi88
-rw-r--r--src/arm64/qcom/msm8998-sony-xperia-yoshino-lilac.dts4
-rw-r--r--src/arm64/qcom/msm8998-sony-xperia-yoshino-maple.dts2
-rw-r--r--src/arm64/qcom/msm8998-sony-xperia-yoshino-poplar.dts10
-rw-r--r--src/arm64/qcom/msm8998-sony-xperia-yoshino.dtsi120
-rw-r--r--src/arm64/qcom/msm8998.dtsi87
-rw-r--r--src/arm64/qcom/pm6350.dtsi3
-rw-r--r--src/arm64/qcom/pm660.dtsi2
-rw-r--r--src/arm64/qcom/pm660l.dtsi8
-rw-r--r--src/arm64/qcom/pm8005.dtsi4
-rw-r--r--src/arm64/qcom/pm8009.dtsi3
-rw-r--r--src/arm64/qcom/pm8150.dtsi3
-rw-r--r--src/arm64/qcom/pm8150b.dtsi13
-rw-r--r--src/arm64/qcom/pm8150l.dtsi14
-rw-r--r--src/arm64/qcom/pm8350.dtsi3
-rw-r--r--src/arm64/qcom/pm8350b.dtsi3
-rw-r--r--src/arm64/qcom/pm8916.dtsi17
-rw-r--r--src/arm64/qcom/pm8994.dtsi10
-rw-r--r--src/arm64/qcom/pmi8994.dtsi22
-rw-r--r--src/arm64/qcom/pmi8998.dtsi13
-rw-r--r--src/arm64/qcom/pmm8155au_1.dtsi2
-rw-r--r--src/arm64/qcom/pmm8155au_2.dtsi2
-rw-r--r--src/arm64/qcom/pmr735b.dtsi3
-rw-r--r--src/arm64/qcom/pms405.dtsi17
-rw-r--r--src/arm64/qcom/qcs404-evb.dtsi4
-rw-r--r--src/arm64/qcom/qcs404.dtsi39
-rw-r--r--src/arm64/qcom/qrb5165-rb5.dts54
-rw-r--r--src/arm64/qcom/sa8295p-adp.dts389
-rw-r--r--src/arm64/qcom/sa8540p.dtsi133
-rw-r--r--src/arm64/qcom/sc7180-idp.dts5
-rw-r--r--src/arm64/qcom/sc7180-trogdor-coachz.dtsi4
-rw-r--r--src/arm64/qcom/sc7180-trogdor-homestar.dtsi6
-rw-r--r--src/arm64/qcom/sc7180-trogdor-kingoftown-r0.dts44
-rw-r--r--src/arm64/qcom/sc7180-trogdor-kingoftown-r1.dts17
-rw-r--r--src/arm64/qcom/sc7180-trogdor-kingoftown.dtsi225
-rw-r--r--src/arm64/qcom/sc7180-trogdor-lazor.dtsi1
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland-rev0-auo.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland-rev0-boe.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland-rev0.dtsi53
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland-rev1-auo.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland-rev1-boe.dts24
-rw-r--r--src/arm64/qcom/sc7180-trogdor-mrbland.dtsi350
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pazquel-lte-parade.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pazquel-lte-ti.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pazquel-parade.dts17
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pazquel-ti.dts17
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pazquel.dtsi222
-rw-r--r--src/arm64/qcom/sc7180-trogdor-pompom.dtsi2
-rw-r--r--src/arm64/qcom/sc7180-trogdor-quackingstick-r0-lte.dts38
-rw-r--r--src/arm64/qcom/sc7180-trogdor-quackingstick-r0.dts26
-rw-r--r--src/arm64/qcom/sc7180-trogdor-quackingstick.dtsi324
-rw-r--r--src/arm64/qcom/sc7180-trogdor-r1.dts2
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev0-boe.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev0-inx.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev0.dtsi53
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev1-boe-rt5682s.dts29
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev1-boe.dts28
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev1-inx-rt5682s.dts29
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler-rev1-inx.dts22
-rw-r--r--src/arm64/qcom/sc7180-trogdor-wormdingler.dtsi412
-rw-r--r--src/arm64/qcom/sc7180-trogdor.dtsi8
-rw-r--r--src/arm64/qcom/sc7180.dtsi84
-rw-r--r--src/arm64/qcom/sc7280-chrome-common.dtsi16
-rw-r--r--src/arm64/qcom/sc7280-herobrine-audio-wcd9385.dtsi84
-rw-r--r--src/arm64/qcom/sc7280-herobrine-crd.dts12
-rw-r--r--src/arm64/qcom/sc7280-herobrine-herobrine-r1.dts11
-rw-r--r--src/arm64/qcom/sc7280-herobrine-villager-r0.dts29
-rw-r--r--src/arm64/qcom/sc7280-herobrine.dtsi20
-rw-r--r--src/arm64/qcom/sc7280-idp.dtsi91
-rw-r--r--src/arm64/qcom/sc7280-qcard.dtsi14
-rw-r--r--src/arm64/qcom/sc7280.dtsi278
-rw-r--r--src/arm64/qcom/sc8280xp-crd.dts427
-rw-r--r--src/arm64/qcom/sc8280xp-lenovo-thinkpad-x13s.dts386
-rw-r--r--src/arm64/qcom/sc8280xp-pmics.dtsi109
-rw-r--r--src/arm64/qcom/sc8280xp.dtsi2147
-rw-r--r--src/arm64/qcom/sda660-inforce-ifc6560.dts461
-rw-r--r--src/arm64/qcom/sdm630-sony-xperia-nile.dtsi61
-rw-r--r--src/arm64/qcom/sdm630.dtsi332
-rw-r--r--src/arm64/qcom/sdm632-fairphone-fp3.dts2
-rw-r--r--src/arm64/qcom/sdm636-sony-xperia-ganges-mermaid.dts2
-rw-r--r--src/arm64/qcom/sdm660-xiaomi-lavender.dts28
-rw-r--r--src/arm64/qcom/sdm660.dtsi5
-rw-r--r--src/arm64/qcom/sdm845-cheza.dtsi136
-rw-r--r--src/arm64/qcom/sdm845-db845c.dts68
-rw-r--r--src/arm64/qcom/sdm845-lg-common.dtsi614
-rw-r--r--src/arm64/qcom/sdm845-lg-judyln.dts68
-rw-r--r--src/arm64/qcom/sdm845-lg-judyp.dts44
-rw-r--r--src/arm64/qcom/sdm845-oneplus-common.dtsi8
-rw-r--r--src/arm64/qcom/sdm845-shift-axolotl.dts35
-rw-r--r--src/arm64/qcom/sdm845-sony-xperia-tama-akatsuki.dts5
-rw-r--r--src/arm64/qcom/sdm845-sony-xperia-tama.dtsi2
-rw-r--r--src/arm64/qcom/sdm845-xiaomi-beryllium.dts8
-rw-r--r--src/arm64/qcom/sdm845-xiaomi-polaris.dts762
-rw-r--r--src/arm64/qcom/sdm845.dtsi333
-rw-r--r--src/arm64/qcom/sdm850-lenovo-yoga-c630.dts10
-rw-r--r--src/arm64/qcom/sdm850-samsung-w737.dts4
-rw-r--r--src/arm64/qcom/sdm850.dtsi1
-rw-r--r--src/arm64/qcom/sm6125-sony-xperia-seine-pdx201.dts40
-rw-r--r--src/arm64/qcom/sm6125.dtsi40
-rw-r--r--src/arm64/qcom/sm6350.dtsi34
-rw-r--r--src/arm64/qcom/sm7225-fairphone-fp4.dts4
-rw-r--r--src/arm64/qcom/sm8150-hdk.dts4
-rw-r--r--src/arm64/qcom/sm8150-microsoft-surface-duo.dts4
-rw-r--r--src/arm64/qcom/sm8150.dtsi60
-rw-r--r--src/arm64/qcom/sm8250-hdk.dts4
-rw-r--r--src/arm64/qcom/sm8250-sony-xperia-edo.dtsi2
-rw-r--r--src/arm64/qcom/sm8250.dtsi132
-rw-r--r--src/arm64/qcom/sm8350-microsoft-surface-duo2.dts2
-rw-r--r--src/arm64/qcom/sm8350-sony-xperia-sagami.dtsi2
-rw-r--r--src/arm64/qcom/sm8350.dtsi170
-rw-r--r--src/arm64/qcom/sm8450-hdk.dts2
-rw-r--r--src/arm64/qcom/sm8450-qrd.dts2
-rw-r--r--src/arm64/qcom/sm8450.dtsi76
-rw-r--r--src/arm64/renesas/beacon-renesom-baseboard.dtsi6
-rw-r--r--src/arm64/renesas/beacon-renesom-som.dtsi4
-rw-r--r--src/arm64/renesas/draak-ebisu-panel-aa104xd12.dts36
-rw-r--r--src/arm64/renesas/draak.dtsi2
-rw-r--r--src/arm64/renesas/ebisu.dtsi8
-rw-r--r--src/arm64/renesas/hihope-common.dtsi4
-rw-r--r--src/arm64/renesas/panel-aa104xd12.dtsi30
-rw-r--r--src/arm64/renesas/r8a774c0.dtsi6
-rw-r--r--src/arm64/renesas/r8a77990.dtsi6
-rw-r--r--src/arm64/renesas/r8a779a0.dtsi31
-rw-r--r--src/arm64/renesas/r8a779f0-spider-cpu.dtsi13
-rw-r--r--src/arm64/renesas/r8a779f0-spider.dts1
-rw-r--r--src/arm64/renesas/r8a779f0.dtsi434
-rw-r--r--src/arm64/renesas/r8a779g0.dtsi2
-rw-r--r--src/arm64/renesas/r8a779m8.dtsi5
-rw-r--r--src/arm64/renesas/r9a07g043.dtsi21
-rw-r--r--src/arm64/renesas/r9a07g043u11-smarc.dts6
-rw-r--r--src/arm64/renesas/r9a07g054l2-smarc.dts2
-rw-r--r--src/arm64/renesas/r9a09g011-v2mevk2.dts14
-rw-r--r--src/arm64/renesas/r9a09g011.dtsi51
-rw-r--r--src/arm64/renesas/rzg2l-smarc-som.dtsi4
-rw-r--r--src/arm64/renesas/rzg2lc-smarc-som.dtsi4
-rw-r--r--src/arm64/renesas/rzg2lc-smarc.dtsi2
-rw-r--r--src/arm64/renesas/rzg2ul-smarc-som.dtsi23
-rw-r--r--src/arm64/renesas/rzg2ul-smarc.dtsi6
-rw-r--r--src/arm64/renesas/salvator-common.dtsi8
-rw-r--r--src/arm64/renesas/salvator-panel-aa104xd12.dts36
-rw-r--r--src/arm64/renesas/ulcb-kf.dtsi14
-rw-r--r--src/arm64/renesas/ulcb.dtsi6
-rw-r--r--src/arm64/rockchip/px30-engicam-px30-core.dtsi4
-rw-r--r--src/arm64/rockchip/px30.dtsi2
-rw-r--r--src/arm64/rockchip/rk3308-evb.dts2
-rw-r--r--src/arm64/rockchip/rk3308-rock-pi-s.dts253
-rw-r--r--src/arm64/rockchip/rk3326-odroid-go2.dts32
-rw-r--r--src/arm64/rockchip/rk3328-nanopi-r2s.dts2
-rw-r--r--src/arm64/rockchip/rk3368-evb.dtsi2
-rw-r--r--src/arm64/rockchip/rk3368-geekbox.dts2
-rw-r--r--src/arm64/rockchip/rk3368-orion-r68-meta.dts4
-rw-r--r--src/arm64/rockchip/rk3368-px5-evb.dts2
-rw-r--r--src/arm64/rockchip/rk3368-r88.dts2
-rw-r--r--src/arm64/rockchip/rk3368.dtsi6
-rw-r--r--src/arm64/rockchip/rk3399-evb.dts2
-rw-r--r--src/arm64/rockchip/rk3399-firefly.dts2
-rw-r--r--src/arm64/rockchip/rk3399-gru-bob.dts5
-rw-r--r--src/arm64/rockchip/rk3399-gru-chromebook.dtsi11
-rw-r--r--src/arm64/rockchip/rk3399-gru-kevin.dts2
-rw-r--r--src/arm64/rockchip/rk3399-gru-scarlet.dtsi2
-rw-r--r--src/arm64/rockchip/rk3399-khadas-edge.dtsi2
-rw-r--r--src/arm64/rockchip/rk3399-nanopi-r4s.dts4
-rw-r--r--src/arm64/rockchip/rk3399-nanopi4.dtsi2
-rw-r--r--src/arm64/rockchip/rk3399-orangepi.dts2
-rw-r--r--src/arm64/rockchip/rk3399-pinebook-pro.dts4
-rw-r--r--src/arm64/rockchip/rk3399-puma-haikou.dts2
-rw-r--r--src/arm64/rockchip/rk3399-puma.dtsi1
-rw-r--r--src/arm64/rockchip/rk3399-roc-pc.dtsi2
-rw-r--r--src/arm64/rockchip/rk3399-rockpro64.dtsi72
-rw-r--r--src/arm64/rockchip/rk3399-sapphire-excavator.dts2
-rw-r--r--src/arm64/rockchip/rk3399-sapphire.dtsi2
-rw-r--r--src/arm64/rockchip/rk3399pro-vmarc-som.dtsi2
-rw-r--r--src/arm64/rockchip/rk3566-pinenote.dtsi2
-rw-r--r--src/arm64/rockchip/rk3566-quartz64-a.dts115
-rw-r--r--src/arm64/rockchip/rk3566-quartz64-b.dts2
-rw-r--r--src/arm64/rockchip/rk3566.dtsi4
-rw-r--r--src/arm64/rockchip/rk3568-bpi-r2-pro.dts139
-rw-r--r--src/arm64/rockchip/rk3568-evb1-v10.dts57
-rw-r--r--src/arm64/rockchip/rk3568-rock-3a.dts57
-rw-r--r--src/arm64/rockchip/rk3568.dtsi4
-rw-r--r--src/arm64/rockchip/rk356x.dtsi166
-rw-r--r--src/arm64/socionext/uniphier-pxs3.dtsi8
-rw-r--r--src/arm64/sprd/sc9836.dtsi10
-rw-r--r--src/arm64/sprd/sc9863a.dtsi4
-rw-r--r--src/arm64/sprd/whale2.dtsi2
-rw-r--r--src/arm64/tesla/fsd-evb.dts4
-rw-r--r--src/arm64/tesla/fsd-pinctrl.dtsi106
-rw-r--r--src/arm64/tesla/fsd-pinctrl.h33
-rw-r--r--src/arm64/tesla/fsd.dtsi120
-rw-r--r--src/arm64/ti/k3-am62-main.dtsi17
-rw-r--r--src/arm64/ti/k3-am625-sk.dts11
-rw-r--r--src/arm64/ti/k3-am64-main.dtsi4
-rw-r--r--src/arm64/ti/k3-am642-evm.dts2
-rw-r--r--src/arm64/ti/k3-am642-sk.dts16
-rw-r--r--src/arm64/ti/k3-am65-iot2050-common.dtsi4
-rw-r--r--src/arm64/ti/k3-am65-main.dtsi14
-rw-r--r--src/arm64/ti/k3-am65-wakeup.dtsi4
-rw-r--r--src/arm64/ti/k3-am654-base-board.dts8
-rw-r--r--src/arm64/ti/k3-j7200-mcu-wakeup.dtsi4
-rw-r--r--src/arm64/ti/k3-j721e-common-proc-board.dts4
-rw-r--r--src/arm64/ti/k3-j721e-mcu-wakeup.dtsi4
-rw-r--r--src/arm64/ti/k3-j721s2-main.dtsi4
-rw-r--r--src/arm64/ti/k3-j721s2-mcu-wakeup.dtsi4
-rw-r--r--src/arm64/xilinx/zynqmp-clk-ccf.dtsi4
-rw-r--r--src/arm64/xilinx/zynqmp-sm-k26-revA.dts4
-rw-r--r--src/arm64/xilinx/zynqmp-zcu100-revC.dts2
-rw-r--r--src/arm64/xilinx/zynqmp-zcu102-revA.dts2
-rw-r--r--src/arm64/xilinx/zynqmp-zcu106-revA.dts2
-rw-r--r--src/arm64/xilinx/zynqmp-zcu111-revA.dts2
-rw-r--r--src/arm64/xilinx/zynqmp.dtsi26
-rw-r--r--src/mips/img/pistachio_marduk.dts4
-rw-r--r--src/mips/ingenic/ci20.dts2
-rw-r--r--src/mips/ingenic/gcw0.dts31
-rw-r--r--src/mips/ingenic/rs90.dts18
-rw-r--r--src/mips/mscc/ocelot.dtsi9
-rw-r--r--src/mips/pic32/pic32mzda_sk.dts9
-rw-r--r--src/mips/qca/ar9132_tl_wr1043nd_v1.dts6
-rw-r--r--src/mips/qca/ar9331_dpt_module.dts4
-rw-r--r--src/mips/qca/ar9331_dragino_ms14.dts6
-rw-r--r--src/mips/qca/ar9331_omega.dts4
-rw-r--r--src/mips/qca/ar9331_openembed_som9331_board.dts4
-rw-r--r--src/mips/qca/ar9331_tl_mr3020.dts8
-rw-r--r--src/mips/ralink/gardena_smart_gateway_mt7688.dts2
-rw-r--r--src/mips/ralink/mt7621-gnubee-gb-pc1.dts2
-rw-r--r--src/mips/ralink/mt7621-gnubee-gb-pc2.dts2
-rw-r--r--src/powerpc/fsl/p2020si-post.dtsi3
-rw-r--r--src/powerpc/turris1x.dts483
-rw-r--r--src/riscv/canaan/canaan_kd233.dts6
-rw-r--r--src/riscv/canaan/k210.dtsi85
-rw-r--r--src/riscv/canaan/sipeed_maix_bit.dts2
-rw-r--r--src/riscv/canaan/sipeed_maix_dock.dts2
-rw-r--r--src/riscv/canaan/sipeed_maix_go.dts2
-rw-r--r--src/riscv/canaan/sipeed_maixduino.dts2
-rw-r--r--src/riscv/microchip/mpfs-icicle-kit.dts3
-rw-r--r--src/riscv/microchip/mpfs-polarberry.dts3
-rw-r--r--src/riscv/microchip/mpfs.dtsi52
-rw-r--r--src/riscv/sifive/fu540-c000.dtsi24
-rw-r--r--src/riscv/sifive/fu740-c000.dtsi24
-rw-r--r--src/riscv/sifive/hifive-unmatched-a00.dts44
-rw-r--r--src/riscv/starfive/jh7100.dtsi18
1708 files changed, 60934 insertions, 7576 deletions
diff --git a/Bindings/Makefile b/Bindings/Makefile
index c9953f86b19d..1eaccf135b30 100644
--- a/Bindings/Makefile
+++ b/Bindings/Makefile
@@ -42,9 +42,7 @@ quiet_cmd_chk_bindings = CHKDT $@
quiet_cmd_mk_schema = SCHEMA $@
cmd_mk_schema = f=$$(mktemp) ; \
- $(if $(DT_MK_SCHEMA_FLAGS), \
- printf '%s\n' $(real-prereqs), \
- $(find_all_cmd)) > $$f ; \
+ $(find_all_cmd) > $$f ; \
$(DT_MK_SCHEMA) -j $(DT_MK_SCHEMA_FLAGS) @$$f > $@ ; \
rm -f $$f
diff --git a/Bindings/arm/altera.yaml b/Bindings/arm/altera.yaml
index 5e2017c0a051..e6de1d7f516c 100644
--- a/Bindings/arm/altera.yaml
+++ b/Bindings/arm/altera.yaml
@@ -25,7 +25,14 @@ properties:
items:
- enum:
- altr,socfpga-arria10-socdk
- - enclustra,mercury-aa1
+ - const: altr,socfpga-arria10
+ - const: altr,socfpga
+
+ - description: Mercury+ AA1 boards
+ items:
+ - enum:
+ - google,chameleon-v3
+ - const: enclustra,mercury-aa1
- const: altr,socfpga-arria10
- const: altr,socfpga
@@ -47,6 +54,7 @@ properties:
items:
- enum:
- altr,socfpga-stratix10-socdk
+ - altr,socfpga-stratix10-swvp
- const: altr,socfpga-stratix10
- description: SoCFPGA VT
diff --git a/Bindings/arm/amlogic/amlogic,meson-gx-ao-secure.yaml b/Bindings/arm/amlogic/amlogic,meson-gx-ao-secure.yaml
index 6cc74523ebfd..1748f1605cc7 100644
--- a/Bindings/arm/amlogic/amlogic,meson-gx-ao-secure.yaml
+++ b/Bindings/arm/amlogic/amlogic,meson-gx-ao-secure.yaml
@@ -8,7 +8,7 @@ $schema: "http://devicetree.org/meta-schemas/core.yaml#"
title: Amlogic Meson Firmware registers Interface
maintainers:
- - Neil Armstrong <narmstrong@baylibre.com>
+ - Neil Armstrong <neil.armstrong@linaro.org>
description: |
The Meson SoCs have a register bank with status and data shared with the
diff --git a/Bindings/arm/arm,coresight-catu.yaml b/Bindings/arm/arm,coresight-catu.yaml
new file mode 100644
index 000000000000..d783d9276124
--- /dev/null
+++ b/Bindings/arm/arm,coresight-catu.yaml
@@ -0,0 +1,101 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-catu.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm Coresight Address Translation Unit (CATU)
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The CoreSight Address Translation Unit (CATU) translates addresses between an
+ AXI master and system memory. The CATU is normally used along with the TMC to
+ implement scattering of virtual trace buffers in physical memory. The CATU
+ translates contiguous Virtual Addresses (VAs) from an AXI master into
+ non-contiguous Physical Addresses (PAs) that are intended for system memory.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-catu
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-catu
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ interrupts:
+ maxItems: 1
+ description: Address translation error interrupt
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: AXI Slave connected to another Coresight component
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+ catu@207e0000 {
+ compatible = "arm,coresight-catu", "arm,primecell";
+ reg = <0x207e0000 0x1000>;
+
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+
+ interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+ in-ports {
+ port {
+ catu_in_port: endpoint {
+ remote-endpoint = <&etr_out_port>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-cpu-debug.yaml b/Bindings/arm/arm,coresight-cpu-debug.yaml
new file mode 100644
index 000000000000..0a6bc03ebe00
--- /dev/null
+++ b/Bindings/arm/arm,coresight-cpu-debug.yaml
@@ -0,0 +1,81 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-cpu-debug.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: CoreSight CPU Debug Component
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight CPU debug component are compliant with the ARMv8 architecture
+ reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The
+ external debug module is mainly used for two modes: self-hosted debug and
+ external debug, and it can be accessed from mmio region from Coresight and
+ eventually the debug module connects with CPU for debugging. And the debug
+ module provides sample-based profiling extension, which can be used to sample
+ CPU program counter, secure state and exception level, etc; usually every CPU
+ has one dedicated debug module to be connected.
+
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-cpu-debug
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-cpu-debug
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ clock-names:
+ maxItems: 1
+
+ cpu:
+ description:
+ A phandle to the cpu this debug component is bound to.
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ power-domains:
+ maxItems: 1
+ description:
+ A phandle to the debug power domain if the debug logic has its own
+ dedicated power domain. CPU idle states may also need to be separately
+ constrained to keep CPU cores powered.
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - cpu
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ debug@f6590000 {
+ compatible = "arm,coresight-cpu-debug", "arm,primecell";
+ reg = <0xf6590000 0x1000>;
+ clocks = <&sys_ctrl 1>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu0>;
+ };
+...
diff --git a/Bindings/arm/arm,coresight-cti.yaml b/Bindings/arm/arm,coresight-cti.yaml
new file mode 100644
index 000000000000..72ffe4d1e948
--- /dev/null
+++ b/Bindings/arm/arm,coresight-cti.yaml
@@ -0,0 +1,331 @@
+# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
+# Copyright 2019 Linaro Ltd.
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-cti.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: ARM Coresight Cross Trigger Interface (CTI) device.
+
+description: |
+ The CoreSight Embedded Cross Trigger (ECT) consists of CTI devices connected
+ to one or more CoreSight components and/or a CPU, with CTIs interconnected in
+ a star topology via the Cross Trigger Matrix (CTM), which is not programmable.
+ The ECT components are not part of the trace generation data path and are thus
+ not part of the CoreSight graph.
+
+ The CTI component properties define the connections between the individual
+ CTI and the components it is directly connected to, consisting of input and
+ output hardware trigger signals. CTIs can have a maximum number of input and
+ output hardware trigger signals (8 each for v1 CTI, 32 each for v2 CTI). The
+ number is defined at design time, the maximum of each defined in the DEVID
+ register.
+
+ CTIs are interconnected in a star topology via the CTM, using a number of
+ programmable channels, usually 4, but again implementation defined and
+ described in the DEVID register. The star topology is not required to be
+ described in the bindings as the actual connections are software
+ programmable.
+
+ In general the connections between CTI and components via the trigger signals
+ are implementation defined, except when the CTI is connected to an ARM v8
+ architecture core and optional ETM.
+
+ In this case the ARM v8 architecture defines the required signal connections
+ between CTI and the CPU core and ETM if present. In the case of a v8
+ architecturally connected CTI an additional compatible string is used to
+ indicate this feature (arm,coresight-cti-v8-arch).
+
+ When CTI trigger connection information is unavailable then a minimal driver
+ binding can be declared with no explicit trigger signals. This will result
+ the driver detecting the maximum available triggers and channels from the
+ DEVID register and make them all available for use as a single default
+ connection. Any user / client application will require additional information
+ on the connections between the CTI and other components for correct operation.
+ This information might be found by enabling the Integration Test registers in
+ the driver (set CONFIG_CORESIGHT_CTI_INTEGRATION_TEST in Kernel
+ configuration). These registers may be used to explore the trigger connections
+ between CTI and other CoreSight components.
+
+ Certain triggers between CoreSight devices and the CTI have specific types
+ and usages. These can be defined along with the signal indexes with the
+ constants defined in <dt-bindings/arm/coresight-cti-dt.h>
+
+ For example a CTI connected to a core will usually have a DBGREQ signal. This
+ is defined in the binding as type PE_EDBGREQ. These types will appear in an
+ optional array alongside the signal indexes. Omitting types will default all
+ signals to GEN_IO.
+
+ Note that some hardware trigger signals can be connected to non-CoreSight
+ components (e.g. UART etc) depending on hardware implementation.
+
+maintainers:
+ - Mike Leach <mike.leach@linaro.org>
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - arm,coresight-cti
+ required:
+ - compatible
+
+properties:
+ $nodename:
+ pattern: "^cti(@[0-9a-f]+)$"
+ compatible:
+ oneOf:
+ - items:
+ - const: arm,coresight-cti
+ - const: arm,primecell
+ - items:
+ - const: arm,coresight-cti-v8-arch
+ - const: arm,coresight-cti
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ cpu:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description:
+ Handle to cpu this device is associated with. This must appear in the
+ base cti node if compatible string arm,coresight-cti-v8-arch is used,
+ or may appear in a trig-conns child node when appropriate.
+
+ arm,cti-ctm-id:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description:
+ Defines the CTM this CTI is connected to, in large systems with multiple
+ separate CTI/CTM nets. Typically multi-socket systems where the CTM is
+ propagated between sockets.
+
+ arm,cs-dev-assoc:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description:
+ defines a phandle reference to an associated CoreSight trace device.
+ When the associated trace device is enabled, then the respective CTI
+ will be enabled. Use in a trig-conns node, or in CTI base node when
+ compatible string arm,coresight-cti-v8-arch used. If the associated
+ device has not been registered then the node name will be stored as
+ the connection name for later resolution. If the associated device is
+ not a CoreSight device or not registered then the node name will remain
+ the connection name and automatic enabling will not occur.
+
+ # size cells and address cells required if trig-conns node present.
+ "#size-cells":
+ const: 0
+
+ "#address-cells":
+ const: 1
+
+patternProperties:
+ '^trig-conns@([0-9]+)$':
+ type: object
+ description:
+ A trigger connections child node which describes the trigger signals
+ between this CTI and another hardware device. This device may be a CPU,
+ CoreSight device, any other hardware device or simple external IO lines.
+ The connection may have both input and output triggers, or only one or the
+ other.
+
+ properties:
+ reg:
+ maxItems: 1
+
+ arm,trig-in-sigs:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 32
+ description:
+ List of CTI trigger in signal numbers in use by a trig-conns node.
+
+ arm,trig-in-types:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 32
+ description:
+ List of constants representing the types for the CTI trigger in
+ signals. Types in this array match to the corresponding signal in the
+ arm,trig-in-sigs array. If the -types array is smaller, or omitted
+ completely, then the types will default to GEN_IO.
+
+ arm,trig-out-sigs:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 32
+ description:
+ List of CTI trigger out signal numbers in use by a trig-conns node.
+
+ arm,trig-out-types:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 32
+ description:
+ List of constants representing the types for the CTI trigger out
+ signals. Types in this array match to the corresponding signal
+ in the arm,trig-out-sigs array. If the "-types" array is smaller,
+ or omitted completely, then the types will default to GEN_IO.
+
+ arm,trig-filters:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 32
+ description:
+ List of CTI trigger out signals that will be blocked from becoming
+ active, unless filtering is disabled on the driver.
+
+ arm,trig-conn-name:
+ $ref: /schemas/types.yaml#/definitions/string
+ description:
+ Defines a connection name that will be displayed, if the cpu or
+ arm,cs-dev-assoc properties are not being used in this connection.
+ Principle use for CTI that are connected to non-CoreSight devices, or
+ external IO.
+
+ anyOf:
+ - required:
+ - arm,trig-in-sigs
+ - required:
+ - arm,trig-out-sigs
+ oneOf:
+ - required:
+ - arm,trig-conn-name
+ - required:
+ - cpu
+ - required:
+ - arm,cs-dev-assoc
+ required:
+ - reg
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+
+if:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-cti-v8-arch
+
+then:
+ required:
+ - cpu
+
+unevaluatedProperties: false
+
+examples:
+ # minimum CTI definition. DEVID register used to set number of triggers.
+ - |
+ cti@20020000 {
+ compatible = "arm,coresight-cti", "arm,primecell";
+ reg = <0x20020000 0x1000>;
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+ };
+ # v8 architecturally defined CTI - CPU + ETM connections generated by the
+ # driver according to the v8 architecture specification.
+ - |
+ cti@859000 {
+ compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
+ "arm,primecell";
+ reg = <0x859000 0x1000>;
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+
+ cpu = <&CPU1>;
+ arm,cs-dev-assoc = <&etm1>;
+ };
+ # Implementation defined CTI - CPU + ETM connections explicitly defined..
+ # Shows use of type constants from dt-bindings/arm/coresight-cti-dt.h
+ # #size-cells and #address-cells are required if trig-conns@ nodes present.
+ - |
+ #include <dt-bindings/arm/coresight-cti-dt.h>
+
+ cti@858000 {
+ compatible = "arm,coresight-cti", "arm,primecell";
+ reg = <0x858000 0x1000>;
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+
+ arm,cti-ctm-id = <1>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ trig-conns@0 {
+ reg = <0>;
+ arm,trig-in-sigs = <4 5 6 7>;
+ arm,trig-in-types = <ETM_EXTOUT
+ ETM_EXTOUT
+ ETM_EXTOUT
+ ETM_EXTOUT>;
+ arm,trig-out-sigs = <4 5 6 7>;
+ arm,trig-out-types = <ETM_EXTIN
+ ETM_EXTIN
+ ETM_EXTIN
+ ETM_EXTIN>;
+ arm,cs-dev-assoc = <&etm0>;
+ };
+
+ trig-conns@1 {
+ reg = <1>;
+ cpu = <&CPU0>;
+ arm,trig-in-sigs = <0 1>;
+ arm,trig-in-types = <PE_DBGTRIGGER
+ PE_PMUIRQ>;
+ arm,trig-out-sigs=<0 1 2 >;
+ arm,trig-out-types = <PE_EDBGREQ
+ PE_DBGRESTART
+ PE_CTIIRQ>;
+
+ arm,trig-filters = <0>;
+ };
+ };
+ # Implementation defined CTI - non CoreSight component connections.
+ - |
+ cti@20110000 {
+ compatible = "arm,coresight-cti", "arm,primecell";
+ reg = <0x20110000 0x1000>;
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ trig-conns@0 {
+ reg = <0>;
+ arm,trig-in-sigs=<0>;
+ arm,trig-in-types=<GEN_INTREQ>;
+ arm,trig-out-sigs=<0>;
+ arm,trig-out-types=<GEN_HALTREQ>;
+ arm,trig-conn-name = "sys_profiler";
+ };
+
+ trig-conns@1 {
+ reg = <1>;
+ arm,trig-out-sigs=<2 3>;
+ arm,trig-out-types=<GEN_HALTREQ GEN_RESTARTREQ>;
+ arm,trig-conn-name = "watchdog";
+ };
+
+ trig-conns@2 {
+ reg = <2>;
+ arm,trig-in-sigs=<1 6>;
+ arm,trig-in-types=<GEN_HALTREQ GEN_RESTARTREQ>;
+ arm,trig-conn-name = "g_counter";
+ };
+ };
+
+...
diff --git a/Bindings/arm/arm,coresight-dynamic-funnel.yaml b/Bindings/arm/arm,coresight-dynamic-funnel.yaml
new file mode 100644
index 000000000000..1eeedc22857c
--- /dev/null
+++ b/Bindings/arm/arm,coresight-dynamic-funnel.yaml
@@ -0,0 +1,126 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-dynamic-funnel.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Programmable Trace Bus Funnel
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The Coresight funnel merges 2-8 trace sources into a single trace
+ stream with programmable enable and priority of input ports.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-dynamic-funnel
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-dynamic-funnel
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ patternProperties:
+ '^port(@[0-7])?$':
+ description: Input connections from CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Output connection to CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+ - out-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ funnel@20040000 {
+ compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
+ reg = <0x20040000 0x1000>;
+
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+ out-ports {
+ port {
+ funnel_out_port0: endpoint {
+ remote-endpoint = <&replicator_in_port0>;
+ };
+ };
+ };
+
+ in-ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ funnel_in_port0: endpoint {
+ remote-endpoint = <&ptm0_out_port>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ funnel_in_port1: endpoint {
+ remote-endpoint = <&ptm1_out_port>;
+ };
+ };
+
+ port@2 {
+ reg = <2>;
+ funnel_in_port2: endpoint {
+ remote-endpoint = <&etm0_out_port>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-dynamic-replicator.yaml b/Bindings/arm/arm,coresight-dynamic-replicator.yaml
new file mode 100644
index 000000000000..a26ed9214e00
--- /dev/null
+++ b/Bindings/arm/arm,coresight-dynamic-replicator.yaml
@@ -0,0 +1,126 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-dynamic-replicator.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm Coresight Programmable Trace Bus Replicator
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The Coresight replicator splits a single trace stream into two trace streams
+ for systems that have more than one trace sink component.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-dynamic-replicator
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-dynamic-replicator
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ qcom,replicator-loses-context:
+ type: boolean
+ description:
+ Indicates that the replicator will lose register context when AMBA clock
+ is removed which is observed in some replicator designs.
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Input connection from CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ patternProperties:
+ '^port(@[01])?$':
+ description: Output connections to CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+ - out-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ replicator@20120000 {
+ compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
+ reg = <0x20120000 0x1000>;
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+
+ out-ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ /* replicator output ports */
+ port@0 {
+ reg = <0>;
+ replicator_out_port0: endpoint {
+ remote-endpoint = <&tpiu_in_port>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ replicator_out_port1: endpoint {
+ remote-endpoint = <&etr_in_port>;
+ };
+ };
+ };
+ in-ports {
+ port {
+ replicator_in_port0: endpoint {
+ remote-endpoint = <&csys2_funnel_out_port>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-etb10.yaml b/Bindings/arm/arm,coresight-etb10.yaml
new file mode 100644
index 000000000000..fd06ede26ceb
--- /dev/null
+++ b/Bindings/arm/arm,coresight-etb10.yaml
@@ -0,0 +1,92 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-etb10.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Embedded Trace Buffer
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The CoreSight Embedded Trace Buffer stores traces in a dedicated SRAM that is
+ used as a circular buffer.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-etb10
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-etb10
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Input connection from CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ etb@20010000 {
+ compatible = "arm,coresight-etb10", "arm,primecell";
+ reg = <0x20010000 0x1000>;
+
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+ in-ports {
+ port {
+ etb_in_port: endpoint {
+ remote-endpoint = <&replicator_out_port0>;
+ };
+ };
+ };
+ };
+
+...
diff --git a/Bindings/arm/arm,coresight-etm.yaml b/Bindings/arm/arm,coresight-etm.yaml
new file mode 100644
index 000000000000..e0377ce48537
--- /dev/null
+++ b/Bindings/arm/arm,coresight-etm.yaml
@@ -0,0 +1,156 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-etm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Embedded Trace MacroCell
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The Embedded Trace Macrocell (ETM) is a real-time trace module providing
+ instruction and data tracing of a processor.
+
+select:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - arm,coresight-etm3x
+ - arm,coresight-etm4x
+ - arm,coresight-etm4x-sysreg
+ required:
+ - compatible
+
+allOf:
+ - if:
+ not:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-etm4x-sysreg
+ then:
+ $ref: /schemas/arm/primecell.yaml#
+ required:
+ - reg
+
+properties:
+ compatible:
+ oneOf:
+ - description:
+ Embedded Trace Macrocell with memory mapped access.
+ items:
+ - enum:
+ - arm,coresight-etm3x
+ - arm,coresight-etm4x
+ - const: arm,primecell
+ - description:
+ Embedded Trace Macrocell (version 4.x), with system register access only
+ const: arm,coresight-etm4x-sysreg
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ arm,coresight-loses-context-with-cpu:
+ type: boolean
+ description:
+ Indicates that the hardware will lose register context on CPU power down
+ (e.g. CPUIdle). An example of where this may be needed are systems which
+ contain a coresight component and CPU in the same power domain. When the
+ CPU powers down the coresight component also powers down and loses its
+ context.
+
+ arm,cp14:
+ type: boolean
+ description:
+ Must be present if the system accesses ETM/PTM management registers via
+ co-processor 14.
+
+ qcom,skip-power-up:
+ type: boolean
+ description:
+ Indicates that an implementation can skip powering up the trace unit.
+ TRCPDCR.PU does not have to be set on Qualcomm Technologies Inc. systems
+ since ETMs are in the same power domain as their CPU cores. This property
+ is required to identify such systems with hardware errata where the CPU
+ watchdog counter is stopped when TRCPDCR.PU is set.
+
+ cpu:
+ description:
+ phandle to the cpu this ETM is bound to.
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Output connection from the ETM to CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - clocks
+ - clock-names
+ - cpu
+ - out-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ ptm@2201c000 {
+ compatible = "arm,coresight-etm3x", "arm,primecell";
+ reg = <0x2201c000 0x1000>;
+
+ cpu = <&cpu0>;
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+ out-ports {
+ port {
+ ptm0_out_port: endpoint {
+ remote-endpoint = <&funnel_in_port0>;
+ };
+ };
+ };
+ };
+
+ ptm@2201d000 {
+ compatible = "arm,coresight-etm3x", "arm,primecell";
+ reg = <0x2201d000 0x1000>;
+
+ cpu = <&cpu1>;
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+ out-ports {
+ port {
+ ptm1_out_port: endpoint {
+ remote-endpoint = <&funnel_in_port1>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-static-funnel.yaml b/Bindings/arm/arm,coresight-static-funnel.yaml
new file mode 100644
index 000000000000..374083956b20
--- /dev/null
+++ b/Bindings/arm/arm,coresight-static-funnel.yaml
@@ -0,0 +1,90 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-static-funnel.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Static Trace Bus Funnel
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The Coresight static funnel merges 2-8 trace sources into a single trace
+ stream.
+
+properties:
+ compatible:
+ const: arm,coresight-static-funnel
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ patternProperties:
+ '^port@[0-7]$':
+ description: Input connections from CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Output connection to CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - in-ports
+ - out-ports
+
+additionalProperties: false
+
+examples:
+ - |
+ funnel {
+ /*
+ * non-configurable replicators don't show up on the
+ * AMBA bus. As such no need to add "arm,primecell".
+ */
+ compatible = "arm,coresight-static-funnel";
+
+ out-ports {
+ port {
+ combo_funnel_out: endpoint {
+ remote-endpoint = <&top_funnel_in>;
+ };
+ };
+ };
+
+ in-ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ combo_funnel_in0: endpoint {
+ remote-endpoint = <&cluster0_etf_out>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ combo_funnel_in1: endpoint {
+ remote-endpoint = <&cluster1_etf_out>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-static-replicator.yaml b/Bindings/arm/arm,coresight-static-replicator.yaml
new file mode 100644
index 000000000000..a34d8583830c
--- /dev/null
+++ b/Bindings/arm/arm,coresight-static-replicator.yaml
@@ -0,0 +1,91 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-static-replicator.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Static Trace Bus Replicator
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The Coresight replicator splits a single trace stream into two trace streams
+ for systems that have more than one trace sink component.
+
+properties:
+ compatible:
+ const: arm,coresight-static-replicator
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Input connection from CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ patternProperties:
+ '^port@[01]$':
+ description: Output connections to CoreSight Trace bus
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - in-ports
+ - out-ports
+
+additionalProperties: false
+
+examples:
+ - |
+ replicator {
+ /*
+ * non-configurable replicators don't show up on the
+ * AMBA bus. As such no need to add "arm,primecell".
+ */
+ compatible = "arm,coresight-static-replicator";
+
+ out-ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ /* replicator output ports */
+ port@0 {
+ reg = <0>;
+ replicator_out_port0: endpoint {
+ remote-endpoint = <&etb_in_port>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ replicator_out_port1: endpoint {
+ remote-endpoint = <&tpiu_in_port>;
+ };
+ };
+ };
+
+ in-ports {
+ port {
+ replicator_in_port0: endpoint {
+ remote-endpoint = <&funnel_out_port0>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-stm.yaml b/Bindings/arm/arm,coresight-stm.yaml
new file mode 100644
index 000000000000..905008faa012
--- /dev/null
+++ b/Bindings/arm/arm,coresight-stm.yaml
@@ -0,0 +1,101 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-stm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight System Trace MacroCell
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The STM is a trace source that is integrated into a CoreSight system, designed
+ primarily for high-bandwidth trace of instrumentation embedded into software.
+ This instrumentation is made up of memory-mapped writes to the STM Advanced
+ eXtensible Interface (AXI) slave, which carry information about the behavior
+ of the software.
+
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-stm
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-stm
+ - const: arm,primecell
+
+ reg:
+ maxItems: 2
+
+ reg-names:
+ items:
+ - const: stm-base
+ - const: stm-stimulus-base
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Output connection to the CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - reg-names
+ - clocks
+ - clock-names
+ - out-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ stm@20100000 {
+ compatible = "arm,coresight-stm", "arm,primecell";
+ reg = <0x20100000 0x1000>,
+ <0x28000000 0x180000>;
+ reg-names = "stm-base", "stm-stimulus-base";
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+ out-ports {
+ port {
+ stm_out_port: endpoint {
+ remote-endpoint = <&main_funnel_in_port2>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-tmc.yaml b/Bindings/arm/arm,coresight-tmc.yaml
new file mode 100644
index 000000000000..3463b6e53aef
--- /dev/null
+++ b/Bindings/arm/arm,coresight-tmc.yaml
@@ -0,0 +1,131 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-tmc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Trace Memory Controller
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ Trace Memory Controller is used for Embedded Trace Buffer(ETB), Embedded Trace
+ FIFO(ETF) and Embedded Trace Router(ETR) configurations. The configuration
+ mode (ETB, ETF, ETR) is discovered at boot time when the device is probed.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-tmc
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-tmc
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ arm,buffer-size:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ deprecated: true
+ description:
+ Size of contiguous buffer space for TMC ETR (embedded trace router). The
+ buffer size can be configured dynamically via buffer_size property in
+ sysfs instead.
+
+ arm,scatter-gather:
+ type: boolean
+ description:
+ Indicates that the TMC-ETR can safely use the SG mode on this system.
+
+ arm,max-burst-size:
+ description:
+ The maximum burst size initiated by TMC on the AXI master interface. The
+ burst size can be in the range [0..15], the setting supports one data
+ transfer per burst up to a maximum of 16 data transfers per burst.
+ $ref: /schemas/types.yaml#/definitions/uint32
+ maximum: 15
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Input connection from the CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+ out-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: AXI or ATB Master output connection. Used for ETR
+ and ETF configurations.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ etr@20070000 {
+ compatible = "arm,coresight-tmc", "arm,primecell";
+ reg = <0x20070000 0x1000>;
+
+ clocks = <&oscclk6a>;
+ clock-names = "apb_pclk";
+ in-ports {
+ port {
+ etr_in_port: endpoint {
+ remote-endpoint = <&replicator2_out_port0>;
+ };
+ };
+ };
+
+ out-ports {
+ port {
+ etr_out_port: endpoint {
+ remote-endpoint = <&catu_in_port>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,coresight-tpiu.yaml b/Bindings/arm/arm,coresight-tpiu.yaml
new file mode 100644
index 000000000000..e80d48200c37
--- /dev/null
+++ b/Bindings/arm/arm,coresight-tpiu.yaml
@@ -0,0 +1,91 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/arm,coresight-tpiu.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Arm CoreSight Trace Port Interface Unit
+
+maintainers:
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+ - Mike Leach <mike.leach@linaro.org>
+ - Leo Yan <leo.yan@linaro.org>
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+
+description: |
+ CoreSight components are compliant with the ARM CoreSight architecture
+ specification and can be connected in various topologies to suit a particular
+ SoCs tracing needs. These trace components can generally be classified as
+ sinks, links and sources. Trace data produced by one or more sources flows
+ through the intermediate links connecting the source to the currently selected
+ sink.
+
+ The CoreSight Trace Port Interface Unit captures trace data from the trace bus
+ and outputs it to an external trace port.
+
+# Need a custom select here or 'arm,primecell' will match on lots of nodes
+select:
+ properties:
+ compatible:
+ contains:
+ const: arm,coresight-tpiu
+ required:
+ - compatible
+
+allOf:
+ - $ref: /schemas/arm/primecell.yaml#
+
+properties:
+ compatible:
+ items:
+ - const: arm,coresight-tpiu
+ - const: arm,primecell
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 2
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: apb_pclk
+ - const: atclk
+
+ in-ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+ additionalProperties: false
+
+ properties:
+ port:
+ description: Input connection from the CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - clock-names
+ - in-ports
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ tpiu@e3c05000 {
+ compatible = "arm,coresight-tpiu", "arm,primecell";
+ reg = <0xe3c05000 0x1000>;
+
+ clocks = <&clk_375m>;
+ clock-names = "apb_pclk";
+ in-ports {
+ port {
+ tpiu_in_port: endpoint {
+ remote-endpoint = <&funnel4_out_port0>;
+ };
+ };
+ };
+ };
+...
diff --git a/Bindings/arm/arm,embedded-trace-extension.yaml b/Bindings/arm/arm,embedded-trace-extension.yaml
new file mode 100644
index 000000000000..5f07fb166c56
--- /dev/null
+++ b/Bindings/arm/arm,embedded-trace-extension.yaml
@@ -0,0 +1,74 @@
+# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
+# Copyright 2021, Arm Ltd
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/arm,embedded-trace-extension.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: ARM Embedded Trace Extensions
+
+maintainers:
+ - Suzuki K Poulose <suzuki.poulose@arm.com>
+ - Mathieu Poirier <mathieu.poirier@linaro.org>
+
+description: |
+ Arm Embedded Trace Extension(ETE) is a per CPU trace component that
+ allows tracing the CPU execution. It overlaps with the CoreSight ETMv4
+ architecture and has extended support for future architecture changes.
+ The trace generated by the ETE could be stored via legacy CoreSight
+ components (e.g, TMC-ETR) or other means (e.g, using a per CPU buffer
+ Arm Trace Buffer Extension (TRBE)). Since the ETE can be connected to
+ legacy CoreSight components, a node must be listed per instance, along
+ with any optional connection graph as per the coresight bindings.
+
+properties:
+ $nodename:
+ pattern: "^ete([0-9a-f]+)$"
+ compatible:
+ items:
+ - const: arm,embedded-trace-extension
+
+ cpu:
+ description: |
+ Handle to the cpu this ETE is bound to.
+ $ref: /schemas/types.yaml#/definitions/phandle
+
+ out-ports:
+ description: |
+ Output connections from the ETE to legacy CoreSight trace bus.
+ $ref: /schemas/graph.yaml#/properties/ports
+ properties:
+ port:
+ description: Output connection from the ETE to legacy CoreSight Trace bus.
+ $ref: /schemas/graph.yaml#/properties/port
+
+required:
+ - compatible
+ - cpu
+
+additionalProperties: false
+
+examples:
+
+# An ETE node without legacy CoreSight connections
+ - |
+ ete0 {
+ compatible = "arm,embedded-trace-extension";
+ cpu = <&cpu_0>;
+ };
+# An ETE node with legacy CoreSight connections
+ - |
+ ete1 {
+ compatible = "arm,embedded-trace-extension";
+ cpu = <&cpu_1>;
+
+ out-ports { /* legacy coresight connection */
+ port {
+ ete1_out_port: endpoint {
+ remote-endpoint = <&funnel_in_port0>;
+ };
+ };
+ };
+ };
+
+...
diff --git a/Bindings/arm/arm,trace-buffer-extension.yaml b/Bindings/arm/arm,trace-buffer-extension.yaml
new file mode 100644
index 000000000000..b1322658063a
--- /dev/null
+++ b/Bindings/arm/arm,trace-buffer-extension.yaml
@@ -0,0 +1,49 @@
+# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
+# Copyright 2021, Arm Ltd
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/arm,trace-buffer-extension.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: ARM Trace Buffer Extensions
+
+maintainers:
+ - Anshuman Khandual <anshuman.khandual@arm.com>
+
+description: |
+ Arm Trace Buffer Extension (TRBE) is a per CPU component
+ for storing trace generated on the CPU to memory. It is
+ accessed via CPU system registers. The software can verify
+ if it is permitted to use the component by checking the
+ TRBIDR register.
+
+properties:
+ $nodename:
+ const: "trbe"
+ compatible:
+ items:
+ - const: arm,trace-buffer-extension
+
+ interrupts:
+ description: |
+ Exactly 1 PPI must be listed. For heterogeneous systems where
+ TRBE is only supported on a subset of the CPUs, please consult
+ the arm,gic-v3 binding for details on describing a PPI partition.
+ maxItems: 1
+
+required:
+ - compatible
+ - interrupts
+
+additionalProperties: false
+
+examples:
+
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+ trbe {
+ compatible = "arm,trace-buffer-extension";
+ interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
+ };
+...
diff --git a/Bindings/arm/aspeed/aspeed.yaml b/Bindings/arm/aspeed/aspeed.yaml
new file mode 100644
index 000000000000..1895ce9de461
--- /dev/null
+++ b/Bindings/arm/aspeed/aspeed.yaml
@@ -0,0 +1,87 @@
+# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/aspeed/aspeed.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Aspeed SoC based boards
+
+maintainers:
+ - Joel Stanley <joel@jms.id.au>
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+ - description: AST2400 based boards
+ items:
+ - enum:
+ - facebook,galaxy100-bmc
+ - facebook,wedge100-bmc
+ - facebook,wedge40-bmc
+ - microsoft,olympus-bmc
+ - quanta,q71l-bmc
+ - tyan,palmetto-bmc
+ - yadro,vesnin-bmc
+ - const: aspeed,ast2400
+
+ - description: AST2500 based boards
+ items:
+ - enum:
+ - amd,ethanolx-bmc
+ - ampere,mtjade-bmc
+ - aspeed,ast2500-evb
+ - asrock,e3c246d4i-bmc
+ - asrock,romed8hm3-bmc
+ - bytedance,g220a-bmc
+ - facebook,cmm-bmc
+ - facebook,minipack-bmc
+ - facebook,tiogapass-bmc
+ - facebook,yamp-bmc
+ - facebook,yosemitev2-bmc
+ - facebook,wedge400-bmc
+ - hxt,stardragon4800-rep2-bmc
+ - ibm,mihawk-bmc
+ - ibm,mowgli-bmc
+ - ibm,romulus-bmc
+ - ibm,swift-bmc
+ - ibm,witherspoon-bmc
+ - ingrasys,zaius-bmc
+ - inspur,fp5280g2-bmc
+ - inspur,nf5280m6-bmc
+ - inspur,on5263m5-bmc
+ - intel,s2600wf-bmc
+ - inventec,lanyang-bmc
+ - lenovo,hr630-bmc
+ - lenovo,hr855xg2-bmc
+ - portwell,neptune-bmc
+ - qcom,centriq2400-rep-bmc
+ - supermicro,x11spi-bmc
+ - tyan,s7106-bmc
+ - tyan,s8036-bmc
+ - yadro,nicole-bmc
+ - yadro,vegman-n110-bmc
+ - yadro,vegman-rx20-bmc
+ - yadro,vegman-sx20-bmc
+ - const: aspeed,ast2500
+
+ - description: AST2600 based boards
+ items:
+ - enum:
+ - aspeed,ast2600-evb
+ - aspeed,ast2600-evb-a1
+ - facebook,bletchley-bmc
+ - facebook,cloudripper-bmc
+ - facebook,elbert-bmc
+ - facebook,fuji-bmc
+ - ibm,everest-bmc
+ - ibm,rainier-bmc
+ - ibm,tacoma-bmc
+ - inventec,transformer-bmc
+ - jabil,rbp-bmc
+ - nuvia,dc-scm-bmc
+ - quanta,s6q-bmc
+ - const: aspeed,ast2600
+
+additionalProperties: true
diff --git a/Bindings/arm/atmel-at91.yaml b/Bindings/arm/atmel-at91.yaml
index 4e495e03264b..2b7848bb7769 100644
--- a/Bindings/arm/atmel-at91.yaml
+++ b/Bindings/arm/atmel-at91.yaml
@@ -163,9 +163,11 @@ properties:
- const: microchip,sama7g5
- const: microchip,sama7
- - description: Microchip LAN9662 PCB8291 Evaluation Board.
+ - description: Microchip LAN9662 Evaluation Boards.
items:
- - const: microchip,lan9662-pcb8291
+ - enum:
+ - microchip,lan9662-pcb8291
+ - microchip,lan9662-pcb8309
- const: microchip,lan9662
- const: microchip,lan966
diff --git a/Bindings/arm/atmel-sysregs.txt b/Bindings/arm/atmel-sysregs.txt
index 16eef600d599..ab1b352344ae 100644
--- a/Bindings/arm/atmel-sysregs.txt
+++ b/Bindings/arm/atmel-sysregs.txt
@@ -25,21 +25,6 @@ System Timer (ST) required properties:
Its subnodes can be:
- watchdog: compatible should be "atmel,at91rm9200-wdt"
-RSTC Reset Controller required properties:
-- compatible: Should be "atmel,<chip>-rstc".
- <chip> can be "at91sam9260", "at91sam9g45", "sama5d3" or "samx7"
- it also can be "microchip,sam9x60-rstc"
-- reg: Should contain registers location and length
-- clocks: phandle to input clock.
-
-Example:
-
- rstc@fffffd00 {
- compatible = "atmel,at91sam9260-rstc";
- reg = <0xfffffd00 0x10>;
- clocks = <&clk32k>;
- };
-
RAMC SDRAM/DDR Controller required properties:
- compatible: Should be "atmel,at91rm9200-sdramc", "syscon"
"atmel,at91sam9260-sdramc",
diff --git a/Bindings/arm/bcm/brcm,bcm4708.yaml b/Bindings/arm/bcm/brcm,bcm4708.yaml
index 8b7e87fb6c34..958df32b4899 100644
--- a/Bindings/arm/bcm/brcm,bcm4708.yaml
+++ b/Bindings/arm/bcm/brcm,bcm4708.yaml
@@ -87,6 +87,13 @@ properties:
- const: brcm,bcm53012
- const: brcm,bcm4708
+ - description: BCM53015 based boards
+ items:
+ - enum:
+ - meraki,mr26
+ - const: brcm,bcm53015
+ - const: brcm,bcm4708
+
- description: BCM53016 based boards
items:
- enum:
diff --git a/Bindings/arm/bcm/brcm,bcmbca.yaml b/Bindings/arm/bcm/brcm,bcmbca.yaml
index 5fb455840417..324e59104360 100644
--- a/Bindings/arm/bcm/brcm,bcmbca.yaml
+++ b/Bindings/arm/bcm/brcm,bcmbca.yaml
@@ -28,6 +28,99 @@ properties:
- const: brcm,bcm47622
- const: brcm,bcmbca
+ - description: BCM4912 based boards
+ items:
+ - enum:
+ - asus,gt-ax6000
+ - brcm,bcm94912
+ - const: brcm,bcm4912
+ - const: brcm,bcmbca
+
+ - description: BCM63138 based boards
+ items:
+ - enum:
+ - brcm,bcm963138
+ - brcm,BCM963138DVT
+ - const: brcm,bcm63138
+ - const: brcm,bcmbca
+
+ - description: BCM63146 based boards
+ items:
+ - enum:
+ - brcm,bcm963146
+ - const: brcm,bcm63146
+ - const: brcm,bcmbca
+
+ - description: BCM63148 based boards
+ items:
+ - enum:
+ - brcm,bcm963148
+ - const: brcm,bcm63148
+ - const: brcm,bcmbca
+
+ - description: BCM63158 based boards
+ items:
+ - enum:
+ - brcm,bcm963158
+ - const: brcm,bcm63158
+ - const: brcm,bcmbca
+
+ - description: BCM63178 based boards
+ items:
+ - enum:
+ - brcm,bcm963178
+ - const: brcm,bcm63178
+ - const: brcm,bcmbca
+
+ - description: BCM6756 based boards
+ items:
+ - enum:
+ - brcm,bcm96756
+ - const: brcm,bcm6756
+ - const: brcm,bcmbca
+
+ - description: BCM6813 based boards
+ items:
+ - enum:
+ - brcm,bcm96813
+ - const: brcm,bcm6813
+ - const: brcm,bcmbca
+
+ - description: BCM6846 based boards
+ items:
+ - enum:
+ - brcm,bcm96846
+ - const: brcm,bcm6846
+ - const: brcm,bcmbca
+
+ - description: BCM6855 based boards
+ items:
+ - enum:
+ - brcm,bcm96855
+ - const: brcm,bcm6855
+ - const: brcm,bcmbca
+
+ - description: BCM6856 based boards
+ items:
+ - enum:
+ - brcm,bcm96856
+ - const: brcm,bcm6856
+ - const: brcm,bcmbca
+
+ - description: BCM6858 based boards
+ items:
+ - enum:
+ - brcm,bcm96858
+ - const: brcm,bcm6858
+ - const: brcm,bcmbca
+
+ - description: BCM6878 based boards
+ items:
+ - enum:
+ - brcm,bcm96878
+ - const: brcm,bcm6878
+ - const: brcm,bcmbca
+
additionalProperties: true
...
diff --git a/Bindings/arm/cpus.yaml b/Bindings/arm/cpus.yaml
index ed04650291a8..a07c5bac7c46 100644
--- a/Bindings/arm/cpus.yaml
+++ b/Bindings/arm/cpus.yaml
@@ -138,6 +138,7 @@ properties:
- arm,cortex-a76
- arm,cortex-a77
- arm,cortex-a78
+ - arm,cortex-a78ae
- arm,cortex-a510
- arm,cortex-a710
- arm,cortex-m0
@@ -221,6 +222,7 @@ properties:
- qcom,kpss-acc-v1
- qcom,kpss-acc-v2
- qcom,msm8226-smp
+ - qcom,msm8909-smp
# Only valid on ARM 32-bit, see above for ARM v8 64-bit
- qcom,msm8916-smp
- renesas,apmu
diff --git a/Bindings/arm/fsl.yaml b/Bindings/arm/fsl.yaml
index ef524378d449..7431579ab0e8 100644
--- a/Bindings/arm/fsl.yaml
+++ b/Bindings/arm/fsl.yaml
@@ -321,6 +321,7 @@ properties:
- enum:
- toradex,apalis_imx6q-ixora # Apalis iMX6Q/D Module on Ixora Carrier Board
- toradex,apalis_imx6q-ixora-v1.1 # Apalis iMX6Q/D Module on Ixora V1.1 Carrier Board
+ - toradex,apalis_imx6q-ixora-v1.2 # Apalis iMX6Q/D Module on Ixora V1.2 Carrier Board
- toradex,apalis_imx6q-eval # Apalis iMX6Q/D Module on Apalis Evaluation Board
- const: toradex,apalis_imx6q
- const: fsl,imx6q
@@ -670,30 +671,30 @@ properties:
- description: i.MX6ULL Boards with Toradex Colibri iMX6ULL Modules
items:
- enum:
- - toradex,colibri-imx6ull-aster # Colibri iMX6ULL Module on Aster Carrier Board
- - toradex,colibri-imx6ull-eval # Colibri iMX6ULL Module on Colibri Evaluation Board V3
- - toradex,colibri-imx6ull-iris # Colibri iMX6ULL Module on Iris Carrier Board
- - toradex,colibri-imx6ull-iris-v2 # Colibri iMX6ULL Module on Iris V2 Carrier Board
+ - toradex,colibri-imx6ull-aster # Aster Carrier Board
+ - toradex,colibri-imx6ull-eval # Colibri Evaluation Board V3
+ - toradex,colibri-imx6ull-iris # Iris Carrier Board
+ - toradex,colibri-imx6ull-iris-v2 # Iris V2 Carrier Board
- const: toradex,colibri-imx6ull # Colibri iMX6ULL Module
- const: fsl,imx6ull
- description: i.MX6ULL Boards with Toradex Colibri iMX6ULL 1GB (eMMC) Module
items:
- enum:
- - toradex,colibri-imx6ull-emmc-aster # Colibri iMX6ULL 1G (eMMC) on Aster Carrier Board
- - toradex,colibri-imx6ull-emmc-eval # Colibri iMX6ULL 1G (eMMC) on Colibri Evaluation B. V3
- - toradex,colibri-imx6ull-emmc-iris # Colibri iMX6ULL 1G (eMMC) on Iris Carrier Board
- - toradex,colibri-imx6ull-emmc-iris-v2 # Colibri iMX6ULL 1G (eMMC) on Iris V2 Carrier Board
+ - toradex,colibri-imx6ull-emmc-aster # Aster Carrier Board
+ - toradex,colibri-imx6ull-emmc-eval # Colibri Evaluation B. V3
+ - toradex,colibri-imx6ull-emmc-iris # Iris Carrier Board
+ - toradex,colibri-imx6ull-emmc-iris-v2 # Iris V2 Carrier Board
- const: toradex,colibri-imx6ull-emmc # Colibri iMX6ULL 1GB (eMMC) Module
- const: fsl,imx6ull
- description: i.MX6ULL Boards with Toradex Colibri iMX6ULL Wi-Fi / BT Modules
items:
- enum:
- - toradex,colibri-imx6ull-wifi-eval # Colibri iMX6ULL Wi-Fi / BT M. on Colibri Eval. B. V3
- - toradex,colibri-imx6ull-wifi-aster # Colibri iMX6ULL Wi-Fi / BT M. on Aster Carrier Board
- - toradex,colibri-imx6ull-wifi-iris # Colibri iMX6ULL Wi-Fi / BT M. on Iris Carrier Board
- - toradex,colibri-imx6ull-wifi-iris-v2 # Colibri iMX6ULL Wi-Fi / BT M. on Iris V2 Carrier Board
+ - toradex,colibri-imx6ull-wifi-eval # Colibri Eval. B. V3
+ - toradex,colibri-imx6ull-wifi-aster # Aster Carrier Board
+ - toradex,colibri-imx6ull-wifi-iris # Iris Carrier Board
+ - toradex,colibri-imx6ull-wifi-iris-v2 # Iris V2 Carrier Board
- const: toradex,colibri-imx6ull-wifi # Colibri iMX6ULL Wi-Fi / BT Module
- const: fsl,imx6ull
@@ -738,6 +739,8 @@ properties:
- enum:
- toradex,colibri-imx7s-aster # Module on Aster Carrier Board
- toradex,colibri-imx7s-eval-v3 # Module on Colibri Evaluation Board V3
+ - toradex,colibri-imx7s-iris # Module on Iris Carrier Board
+ - toradex,colibri-imx7s-iris-v2 # Module on Iris Carrier Board V2
- const: toradex,colibri-imx7s
- const: fsl,imx7s
@@ -789,8 +792,10 @@ properties:
- description: i.MX7D Boards with Toradex Colibri i.MX7D Module
items:
- enum:
- - toradex,colibri-imx7d-aster # Colibri iMX7D Module on Aster Carrier Board
- - toradex,colibri-imx7d-eval-v3 # Colibri iMX7D Module on Colibri Evaluation Board V3
+ - toradex,colibri-imx7d-aster # Aster Carrier Board
+ - toradex,colibri-imx7d-eval-v3 # Colibri Evaluation Board V3
+ - toradex,colibri-imx7d-iris # Iris Carrier Board
+ - toradex,colibri-imx7d-iris-v2 # Iris Carrier Board V2
- const: toradex,colibri-imx7d
- const: fsl,imx7d
@@ -799,6 +804,8 @@ properties:
- enum:
- toradex,colibri-imx7d-emmc-aster # Module on Aster Carrier Board
- toradex,colibri-imx7d-emmc-eval-v3 # Module on Colibri Evaluation Board V3
+ - toradex,colibri-imx7d-emmc-iris # Module on Iris Carrier Board
+ - toradex,colibri-imx7d-emmc-iris-v2 # Module on Iris Carrier Board V2
- const: toradex,colibri-imx7d-emmc
- const: fsl,imx7d
@@ -865,6 +872,12 @@ properties:
- const: toradex,verdin-imx8mm # Verdin iMX8M Mini Module
- const: fsl,imx8mm
+ - description: PHYTEC phyCORE-i.MX8MM SoM based boards
+ items:
+ - const: phytec,imx8mm-phyboard-polis-rdk # phyBOARD-Polis RDK
+ - const: phytec,imx8mm-phycore-som # phyCORE-i.MX8MM SoM
+ - const: fsl,imx8mm
+
- description: Variscite VAR-SOM-MX8MM based boards
items:
- const: variscite,var-som-mx8mm-symphony
@@ -914,6 +927,8 @@ properties:
- description: i.MX8MP based Boards
items:
- enum:
+ - dh,imx8mp-dhcom-som # i.MX8MP DHCOM SoM
+ - dh,imx8mp-dhcom-pdk2 # i.MX8MP DHCOM SoM on PDK2 board
- fsl,imx8mp-evk # i.MX8MP EVK Board
- gateworks,imx8mp-gw74xx # i.MX8MP Gateworks Board
- toradex,verdin-imx8mp # Verdin iMX8M Plus Modules
@@ -952,6 +967,18 @@ properties:
- const: toradex,verdin-imx8mp # Verdin iMX8M Plus Module
- const: fsl,imx8mp
+ - description:
+ TQMa8MPxL is a series of LGA SOM featuring NXP i.MX8MP system-on-chip
+ variants. It is designed to be soldered on different carrier boards.
+ All CPU variants use the same device tree hence only one compatible
+ is needed. MBa8MPxL mainboard can be used as starterkit or in a boxed
+ version as an industrial computing device.
+ items:
+ - enum:
+ - tq,imx8mp-tqma8mpql-mba8mpxl # TQ-Systems GmbH i.MX8MP TQMa8MPQL SOM on MBa8MPxL
+ - const: tq,imx8mp-tqma8mpql # TQ-Systems GmbH i.MX8MP TQMa8MPQL SOM
+ - const: fsl,imx8mp
+
- description: i.MX8MQ based Boards
items:
- enum:
@@ -1020,6 +1047,12 @@ properties:
- fsl,imx8ulp-evk # i.MX8ULP EVK Board
- const: fsl,imx8ulp
+ - description: i.MX93 based Boards
+ items:
+ - enum:
+ - fsl,imx93-11x11-evk # i.MX93 11x11 EVK Board
+ - const: fsl,imx93
+
- description:
Freescale Vybrid Platform Device Tree Bindings
diff --git a/Bindings/arm/marvell/ap80x-system-controller.txt b/Bindings/arm/marvell/ap80x-system-controller.txt
index 052a967c1f28..c83245065d44 100644
--- a/Bindings/arm/marvell/ap80x-system-controller.txt
+++ b/Bindings/arm/marvell/ap80x-system-controller.txt
@@ -72,7 +72,7 @@ mpp19 19 gpio, uart0(rxd), sdio(pw_off)
GPIO:
-----
For common binding part and usage, refer to
-Documentation/devicetree/bindings/gpio/gpio-mvebu.txt.
+Documentation/devicetree/bindings/gpio/gpio-mvebu.yaml.
Required properties:
diff --git a/Bindings/arm/marvell/cp110-system-controller.txt b/Bindings/arm/marvell/cp110-system-controller.txt
index 0705e765f432..d84105c7c935 100644
--- a/Bindings/arm/marvell/cp110-system-controller.txt
+++ b/Bindings/arm/marvell/cp110-system-controller.txt
@@ -156,7 +156,7 @@ GPIO:
-----
For common binding part and usage, refer to
-Documentation/devicetree/bindings/gpio/gpio-mvebu.txt.
+Documentation/devicetree/bindings/gpio/gpio-mvebu.yaml.
Required properties:
diff --git a/Bindings/arm/marvell/marvell,ac5.yaml b/Bindings/arm/marvell/marvell,ac5.yaml
new file mode 100644
index 000000000000..8960fb8b2b2f
--- /dev/null
+++ b/Bindings/arm/marvell/marvell,ac5.yaml
@@ -0,0 +1,32 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/marvell/marvell,ac5.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Marvell Alleycat5/5X Platforms
+
+maintainers:
+ - Chris Packham <chris.packham@alliedtelesis.co.nz>
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+ - description: Alleycat5 (98DX25xx) Reference Design
+ items:
+ - enum:
+ - marvell,rd-ac5
+ - const: marvell,ac5
+
+ - description: Alleycat5X (98DX35xx) Reference Design
+ items:
+ - enum:
+ - marvell,rd-ac5x
+ - const: marvell,ac5x
+ - const: marvell,ac5
+
+additionalProperties: true
+
+...
diff --git a/Bindings/arm/mediatek.yaml b/Bindings/arm/mediatek.yaml
index 4a2bd9759c47..07c0ea94e850 100644
--- a/Bindings/arm/mediatek.yaml
+++ b/Bindings/arm/mediatek.yaml
@@ -131,6 +131,36 @@ properties:
- enum:
- mediatek,mt8183-evb
- const: mediatek,mt8183
+ - description: Google Hayato
+ items:
+ - const: google,hayato-rev1
+ - const: google,hayato
+ - const: mediatek,mt8192
+ - description: Google Spherion (Acer Chromebook 514)
+ items:
+ - const: google,spherion-rev3
+ - const: google,spherion-rev2
+ - const: google,spherion-rev1
+ - const: google,spherion-rev0
+ - const: google,spherion
+ - const: mediatek,mt8192
+ - description: Acer Tomato (Acer Chromebook Spin 513 CP513-2H)
+ items:
+ - enum:
+ - google,tomato-rev2
+ - google,tomato-rev1
+ - const: google,tomato
+ - const: mediatek,mt8195
+ - description: Acer Tomato rev3 - 4 (Acer Chromebook Spin 513 CP513-2H)
+ items:
+ - const: google,tomato-rev4
+ - const: google,tomato-rev3
+ - const: google,tomato
+ - const: mediatek,mt8195
+ - items:
+ - enum:
+ - mediatek,mt8186-evb
+ - const: mediatek,mt8186
- items:
- enum:
- mediatek,mt8192-evb
diff --git a/Bindings/arm/mediatek/mediatek,mt8186-sys-clock.yaml b/Bindings/arm/mediatek/mediatek,mt8186-sys-clock.yaml
index 0886e2e335bb..661047d26e11 100644
--- a/Bindings/arm/mediatek/mediatek,mt8186-sys-clock.yaml
+++ b/Bindings/arm/mediatek/mediatek,mt8186-sys-clock.yaml
@@ -39,6 +39,9 @@ properties:
'#clock-cells':
const: 1
+ '#reset-cells':
+ const: 1
+
required:
- compatible
- reg
diff --git a/Bindings/arm/mediatek/mediatek,mt8192-clock.yaml b/Bindings/arm/mediatek/mediatek,mt8192-clock.yaml
index c8c67c033f8c..b57cc2e69efb 100644
--- a/Bindings/arm/mediatek/mediatek,mt8192-clock.yaml
+++ b/Bindings/arm/mediatek/mediatek,mt8192-clock.yaml
@@ -24,7 +24,6 @@ properties:
- mediatek,mt8192-imp_iic_wrap_w
- mediatek,mt8192-imp_iic_wrap_n
- mediatek,mt8192-msdc_top
- - mediatek,mt8192-msdc
- mediatek,mt8192-mfgcfg
- mediatek,mt8192-imgsys
- mediatek,mt8192-imgsys2
@@ -108,13 +107,6 @@ examples:
};
- |
- msdc: clock-controller@11f60000 {
- compatible = "mediatek,mt8192-msdc";
- reg = <0x11f60000 0x1000>;
- #clock-cells = <1>;
- };
-
- - |
mfgcfg: clock-controller@13fbf000 {
compatible = "mediatek,mt8192-mfgcfg";
reg = <0x13fbf000 0x1000>;
diff --git a/Bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml b/Bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
index 5705bcf1fe47..27f79175c678 100644
--- a/Bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
+++ b/Bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
@@ -29,6 +29,9 @@ properties:
'#clock-cells':
const: 1
+ '#reset-cells':
+ const: 1
+
required:
- compatible
- reg
diff --git a/Bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml b/Bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml
index 57a1503d95fe..95b6bdf99936 100644
--- a/Bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml
+++ b/Bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml
@@ -37,6 +37,9 @@ properties:
'#clock-cells':
const: 1
+ '#reset-cells':
+ const: 1
+
required:
- compatible
- reg
diff --git a/Bindings/arm/mediatek/mediatek,pericfg.yaml b/Bindings/arm/mediatek/mediatek,pericfg.yaml
index 611f666f359d..8585f6f18f69 100644
--- a/Bindings/arm/mediatek/mediatek,pericfg.yaml
+++ b/Bindings/arm/mediatek/mediatek,pericfg.yaml
@@ -26,6 +26,7 @@ properties:
- mediatek,mt8135-pericfg
- mediatek,mt8173-pericfg
- mediatek,mt8183-pericfg
+ - mediatek,mt8186-pericfg
- mediatek,mt8195-pericfg
- mediatek,mt8516-pericfg
- const: syscon
diff --git a/Bindings/arm/msm/qcom,saw2.txt b/Bindings/arm/msm/qcom,saw2.txt
index 94d50a949be1..c0e3c3a42bea 100644
--- a/Bindings/arm/msm/qcom,saw2.txt
+++ b/Bindings/arm/msm/qcom,saw2.txt
@@ -10,7 +10,7 @@ system, notifying them when a low power state is entered or exited.
Multiple revisions of the SAW hardware are supported using these Device Nodes.
SAW2 revisions differ in the register offset and configuration data. Also, the
same revision of the SAW in different SoCs may have different configuration
-data due the the differences in hardware capabilities. Hence the SoC name, the
+data due the differences in hardware capabilities. Hence the SoC name, the
version of the SAW hardware in that SoC and the distinction between cpu (big
or Little) or cache, may be needed to uniquely identify the SAW register
configuration and initialization data. The compatible string is used to
diff --git a/Bindings/arm/npcm/npcm.yaml b/Bindings/arm/npcm/npcm.yaml
index 95e51378089c..43409e5721d5 100644
--- a/Bindings/arm/npcm/npcm.yaml
+++ b/Bindings/arm/npcm/npcm.yaml
@@ -8,6 +8,7 @@ title: NPCM Platforms Device Tree Bindings
maintainers:
- Jonathan Neuschäfer <j.neuschaefer@gmx.net>
+ - Tomer Maimon <tmaimon77@gmail.com>
properties:
$nodename:
@@ -26,4 +27,10 @@ properties:
- nuvoton,npcm750-evb # NPCM750 evaluation board
- const: nuvoton,npcm750
+ - description: NPCM845 based boards
+ items:
+ - enum:
+ - nuvoton,npcm845-evb # NPCM845 evaluation board
+ - const: nuvoton,npcm845
+
additionalProperties: true
diff --git a/Bindings/arm/npcm/nuvoton,gcr.yaml b/Bindings/arm/npcm/nuvoton,gcr.yaml
index fcb211add7d3..94e72f25b331 100644
--- a/Bindings/arm/npcm/nuvoton,gcr.yaml
+++ b/Bindings/arm/npcm/nuvoton,gcr.yaml
@@ -8,6 +8,7 @@ title: Global Control Registers block in Nuvoton SoCs
maintainers:
- Jonathan Neuschäfer <j.neuschaefer@gmx.net>
+ - Tomer Maimon <tmaimon77@gmail.com>
description:
The Global Control Registers (GCR) are a block of registers in Nuvoton SoCs
@@ -20,6 +21,7 @@ properties:
- enum:
- nuvoton,wpcm450-gcr
- nuvoton,npcm750-gcr
+ - nuvoton,npcm845-gcr
- const: syscon
- const: simple-mfd
diff --git a/Bindings/arm/qcom.yaml b/Bindings/arm/qcom.yaml
index 5c06d1bfc046..fb1d00bcc847 100644
--- a/Bindings/arm/qcom.yaml
+++ b/Bindings/arm/qcom.yaml
@@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: QCOM device tree bindings
maintainers:
- - Stephen Boyd <sboyd@codeaurora.org>
+ - Bjorn Andersson <bjorn.andersson@linaro.org>
description: |
Some qcom based bootloaders identify the dtb blob based on a set of
@@ -38,18 +38,24 @@ description: |
msm8992
msm8994
msm8996
+ msm8998
+ qcs404
sa8155p
sa8540p
sc7180
sc7280
sc8180x
sc8280xp
+ sda660
sdm630
sdm632
+ sdm636
sdm660
sdm845
sdx55
sdx65
+ sm6125
+ sm6350
sm7225
sm8150
sm8250
@@ -90,6 +96,11 @@ description: |
A dragonboard board v0.1 of subtype 1 with an apq8074 SoC version 2, made in
foundry 2.
+ There are many devices in the list below that run the standard ChromeOS
+ bootloader setup and use the open source depthcharge bootloader to boot the
+ OS. These devices do not use the scheme described above. For details, see:
+ https://docs.kernel.org/arm/google/chromebook-boot-flow.html
+
properties:
$nodename:
const: "/"
@@ -153,28 +164,50 @@ properties:
- const: qcom,msm8974
- items:
- - enum:
- - alcatel,idol347
- - const: qcom,msm8916-mtp/1
- const: qcom,msm8916-mtp
+ - const: qcom,msm8916-mtp/1
- const: qcom,msm8916
- items:
- enum:
- - longcheer,l8150
+ - alcatel,idol347
+ - asus,z00l
+ - huawei,g7
+ - longcheer,l8910
- samsung,a3u-eur
- samsung,a5u-eur
+ - samsung,j5
+ - samsung,serranove
+ - wingtech,wt88047
+ - const: qcom,msm8916
+
+ - items:
+ - const: longcheer,l8150
+ - const: qcom,msm8916-v1-qrd/9-v1
- const: qcom,msm8916
- items:
- enum:
+ - lg,bullhead
+ - microsoft,talkman
+ - xiaomi,libra
+ - const: qcom,msm8992
+
+ - items:
+ - enum:
- sony,karin_windy
+ - const: qcom,apq8094
+
+ - items:
+ - enum:
+ - huawei,angler
+ - microsoft,cityman
+ - sony,ivy-row
- sony,karin-row
- sony,satsuki-row
- sony,sumire-row
- sony,suzuran-row
- - qcom,msm8994
- - const: qcom,apq8094
+ - const: qcom,msm8994
- items:
- enum:
@@ -190,11 +223,26 @@ properties:
- sony,kagura-row
- sony,keyaki-row
- xiaomi,gemini
+ - xiaomi,natrium
- xiaomi,scorpio
- const: qcom,msm8996
- items:
- enum:
+ - asus,novago-tp370ql
+ - fxtec,pro1
+ - hp,envy-x2
+ - lenovo,miix-630
+ - oneplus,cheeseburger
+ - oneplus,dumpling
+ - qcom,msm8998-mtp
+ - sony,xperia-lilac
+ - sony,xperia-maple
+ - sony,xperia-poplar
+ - const: qcom,msm8998
+
+ - items:
+ - enum:
- qcom,ipq4019-ap-dk01.1-c1
- qcom,ipq4019-ap-dk04.1-c3
- qcom,ipq4019-ap-dk07.1-c1
@@ -214,19 +262,317 @@ properties:
- qcom,ipq8074-hk10-c2
- const: qcom,ipq8074
- - items:
+ - description: Qualcomm Technologies, Inc. SC7180 IDP
+ items:
- enum:
- qcom,sc7180-idp
- const: qcom,sc7180
- - items:
- - enum:
- - qcom,sc7280-crd
- - qcom,sc7280-idp
- - qcom,sc7280-idp2
- - google,hoglin
- - google,piglin
- - google,senor
+ - description: HP Chromebook x2 11c (rev1 - 2)
+ items:
+ - const: google,coachz-rev1
+ - const: google,coachz-rev2
+ - const: qcom,sc7180
+
+ - description: HP Chromebook x2 11c (newest rev)
+ items:
+ - const: google,coachz
+ - const: qcom,sc7180
+
+ - description: HP Chromebook x2 11c with LTE (rev1 - 2)
+ items:
+ - const: google,coachz-rev1-sku0
+ - const: google,coachz-rev2-sku0
+ - const: qcom,sc7180
+
+ - description: HP Chromebook x2 11c with LTE (newest rev)
+ items:
+ - const: google,coachz-sku0
+ - const: qcom,sc7180
+
+ - description: Lenovo Chromebook Duet 5 13 (rev2)
+ items:
+ - const: google,homestar-rev2
+ - const: google,homestar-rev23
+ - const: qcom,sc7180
+
+ - description: Lenovo Chromebook Duet 5 13 (rev3)
+ items:
+ - const: google,homestar-rev3
+ - const: qcom,sc7180
+
+ - description: Lenovo Chromebook Duet 5 13 (newest rev)
+ items:
+ - const: google,homestar
+ - const: qcom,sc7180
+
+ - description: Google Kingoftown (rev0)
+ items:
+ - const: google,kingoftown-rev0
+ - const: qcom,sc7180
+
+ - description: Google Kingoftown (newest rev)
+ items:
+ - const: google,kingoftown
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 (rev0)
+ items:
+ - const: google,lazor-rev0
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 (rev1 - 2)
+ items:
+ - const: google,lazor-rev1
+ - const: google,lazor-rev2
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 (rev3 - 8)
+ items:
+ - const: google,lazor-rev3
+ - const: google,lazor-rev4
+ - const: google,lazor-rev5
+ - const: google,lazor-rev6
+ - const: google,lazor-rev7
+ - const: google,lazor-rev8
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 (newest rev)
+ items:
+ - const: google,lazor
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with KB Backlight (rev1 - 2)
+ items:
+ - const: google,lazor-rev1-sku2
+ - const: google,lazor-rev2-sku2
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with KB Backlight (rev3 - 8)
+ items:
+ - const: google,lazor-rev3-sku2
+ - const: google,lazor-rev4-sku2
+ - const: google,lazor-rev5-sku2
+ - const: google,lazor-rev6-sku2
+ - const: google,lazor-rev7-sku2
+ - const: google,lazor-rev8-sku2
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with KB Backlight (newest rev)
+ items:
+ - const: google,lazor-sku2
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with LTE (rev1 - 2)
+ items:
+ - const: google,lazor-rev1-sku0
+ - const: google,lazor-rev2-sku0
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with LTE (rev3 - 8)
+ items:
+ - const: google,lazor-rev3-sku0
+ - const: google,lazor-rev4-sku0
+ - const: google,lazor-rev5-sku0
+ - const: google,lazor-rev6-sku0
+ - const: google,lazor-rev7-sku0
+ - const: google,lazor-rev8-sku0
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook Spin 513 with LTE (newest rev)
+ items:
+ - const: google,lazor-sku0
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook 511 (rev4 - rev8)
+ items:
+ - const: google,lazor-rev4-sku4
+ - const: google,lazor-rev5-sku4
+ - const: google,lazor-rev6-sku4
+ - const: google,lazor-rev7-sku4
+ - const: google,lazor-rev8-sku4
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook 511 (newest rev)
+ items:
+ - const: google,lazor-sku4
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook 511 without Touchscreen (rev4)
+ items:
+ - const: google,lazor-rev4-sku5
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook 511 without Touchscreen (rev5 - rev8)
+ items:
+ - const: google,lazor-rev5-sku5
+ - const: google,lazor-rev5-sku6
+ - const: google,lazor-rev6-sku6
+ - const: google,lazor-rev7-sku6
+ - const: google,lazor-rev8-sku6
+ - const: qcom,sc7180
+
+ - description: Acer Chromebook 511 without Touchscreen (newest rev)
+ items:
+ - const: google,lazor-sku6
+ - const: qcom,sc7180
+
+ - description: Google Mrbland with AUO panel (rev0)
+ items:
+ - const: google,mrbland-rev0-sku0
+ - const: qcom,sc7180
+
+ - description: Google Mrbland with AUO panel (newest rev)
+ items:
+ - const: google,mrbland-sku1536
+ - const: qcom,sc7180
+
+ - description: Google Mrbland with BOE panel (rev0)
+ items:
+ - const: google,mrbland-rev0-sku16
+ - const: qcom,sc7180
+
+ - description: Google Mrbland with BOE panel (newest rev)
+ items:
+ - const: google,mrbland-sku1024
+ - const: google,mrbland-sku768
+ - const: qcom,sc7180
+
+ - description: Google Pazquel with Parade (newest rev)
+ items:
+ - const: google,pazquel-sku5
+ - const: qcom,sc7180
+
+ - description: Google Pazquel with TI (newest rev)
+ items:
+ - const: google,pazquel-sku1
+ - const: qcom,sc7180
+
+ - description: Google Pazquel with LTE and Parade (newest rev)
+ items:
+ - const: google,pazquel-sku4
+ - const: qcom,sc7180
+
+ - description: Google Pazquel with LTE and TI (newest rev)
+ items:
+ - const: google,pazquel-sku0
+ - const: google,pazquel-sku2
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 (rev1)
+ items:
+ - const: google,pompom-rev1
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 (rev2)
+ items:
+ - const: google,pompom-rev2
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 (newest rev)
+ items:
+ - const: google,pompom
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 with LTE (rev1)
+ items:
+ - const: google,pompom-rev1-sku0
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 with LTE (rev2)
+ items:
+ - const: google,pompom-rev2-sku0
+ - const: qcom,sc7180
+
+ - description: Sharp Dynabook Chromebook C1 with LTE (newest rev)
+ items:
+ - const: google,pompom-sku0
+ - const: qcom,sc7180
+
+ - description: Google Quackingstick (newest rev)
+ items:
+ - const: google,quackingstick-sku1537
+ - const: qcom,sc7180
+
+ - description: Google Quackingstick with LTE (newest rev)
+ items:
+ - const: google,quackingstick-sku1536
+ - const: qcom,sc7180
+
+ - description: Google Trogdor (newest rev)
+ items:
+ - const: google,trogdor
+ - const: qcom,sc7180
+
+ - description: Google Trogdor with LTE (newest rev)
+ items:
+ - const: google,trogdor-sku0
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with BOE panel (rev0)
+ items:
+ - const: google,wormdingler-rev0-sku16
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with BOE panel (newest rev)
+ items:
+ - const: google,wormdingler-sku1024
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with BOE panel and rt5682s (newest rev)
+ items:
+ - const: google,wormdingler-sku1025
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with INX panel (rev0)
+ items:
+ - const: google,wormdingler-rev0-sku0
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with INX panel (newest rev)
+ items:
+ - const: google,wormdingler-sku0
+ - const: qcom,sc7180
+
+ - description: Lenovo IdeaPad Chromebook Duet 3 with INX panel and rt5682s (newest rev)
+ items:
+ - const: google,wormdingler-sku1
+ - const: qcom,sc7180
+
+ - description: Qualcomm Technologies, Inc. sc7280 CRD platform (rev3 - 4)
+ items:
+ - const: qcom,sc7280-crd
+ - const: google,hoglin-rev3
+ - const: google,hoglin-rev4
+ - const: google,piglin-rev3
+ - const: google,piglin-rev4
+ - const: qcom,sc7280
+
+ - description: Qualcomm Technologies, Inc. sc7280 CRD platform (newest rev)
+ items:
+ - const: google,hoglin
+ - const: qcom,sc7280
+
+ - description: Qualcomm Technologies, Inc. sc7280 IDP SKU1 platform
+ items:
+ - const: qcom,sc7280-idp
+ - const: google,senor
+ - const: qcom,sc7280
+
+ - description: Qualcomm Technologies, Inc. sc7280 IDP SKU2 platform
+ items:
+ - const: qcom,sc7280-idp2
+ - const: google,piglin
+ - const: qcom,sc7280
+
+ - description: Google Herobrine (newest rev)
+ items:
+ - const: google,herobrine
+ - const: qcom,sc7280
+
+ - description: Google Villager (newest rev)
+ items:
+ - const: google,villager
- const: qcom,sc7280
- items:
@@ -238,16 +584,36 @@ properties:
- items:
- enum:
+ - lenovo,thinkpad-x13s
+ - qcom,sc8280xp-crd
- qcom,sc8280xp-qrd
- const: qcom,sc8280xp
- items:
- enum:
+ - sony,discovery-row
+ - sony,kirin-row
+ - sony,pioneer-row
+ - sony,voyager-row
+ - const: qcom,sdm630
+
+ - items:
+ - enum:
+ - inforce,ifc6560
+ - const: qcom,sda660
+
+ - items:
+ - enum:
- fairphone,fp3
- const: qcom,sdm632
- items:
- enum:
+ - sony,mermaid-row
+ - const: qcom,sdm636
+
+ - items:
+ - enum:
- xiaomi,lavender
- const: qcom,sdm660
@@ -271,6 +637,13 @@ properties:
- items:
- enum:
+ - qcom,qcs404-evb-1000
+ - qcom,qcs404-evb-4000
+ - const: qcom,qcs404-evb
+ - const: qcom,qcs404
+
+ - items:
+ - enum:
- qcom,sa8155p-adp
- const: qcom,sa8155p
@@ -281,24 +654,62 @@ properties:
- items:
- enum:
+ - lenovo,yoga-c630
+ - lg,judyln
+ - lg,judyp
+ - oneplus,enchilada
+ - oneplus,fajita
+ - qcom,sdm845-mtp
+ - shift,axolotl
+ - samsung,w737
+ - sony,akari-row
+ - sony,akatsuki-row
+ - sony,apollo-row
+ - thundercomm,db845c
+ - xiaomi,beryllium
+ - xiaomi,polaris
+ - const: qcom,sdm845
+
+ - items:
+ - enum:
+ - sony,pdx201
+ - const: qcom,sm6125
+
+ - items:
+ - enum:
+ - sony,pdx213
+ - const: qcom,sm6350
+
+ - items:
+ - enum:
- fairphone,fp4
- const: qcom,sm7225
- items:
- enum:
+ - microsoft,surface-duo
+ - qcom,sm8150-hdk
- qcom,sm8150-mtp
+ - sony,bahamut-generic
+ - sony,griffin-generic
- const: qcom,sm8150
- items:
- enum:
- qcom,qrb5165-rb5
+ - qcom,sm8250-hdk
- qcom,sm8250-mtp
+ - sony,pdx203-generic
+ - sony,pdx206-generic
- const: qcom,sm8250
- items:
- enum:
+ - microsoft,surface-duo2
- qcom,sm8350-hdk
- qcom,sm8350-mtp
+ - sony,pdx214-generic
+ - sony,pdx215-generic
- const: qcom,sm8350
- items:
diff --git a/Bindings/arm/rockchip.yaml b/Bindings/arm/rockchip.yaml
index cf9eb1e8326a..7811ba64149c 100644
--- a/Bindings/arm/rockchip.yaml
+++ b/Bindings/arm/rockchip.yaml
@@ -554,6 +554,11 @@ properties:
- const: vamrs,rk3399pro-vmarc-som
- const: rockchip,rk3399pro
+ - description: Radxa ROCK Pi S
+ items:
+ - const: radxa,rockpis
+ - const: rockchip,rk3308
+
- description: Radxa Rock2 Square
items:
- const: radxa,rock2-square
diff --git a/Bindings/arm/samsung/samsung-soc.yaml b/Bindings/arm/samsung/samsung-soc.yaml
new file mode 100644
index 000000000000..653f85997643
--- /dev/null
+++ b/Bindings/arm/samsung/samsung-soc.yaml
@@ -0,0 +1,40 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/samsung/samsung-soc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Samsung S3C, S5P and Exynos SoC compatibles naming convention
+
+maintainers:
+ - Krzysztof Kozlowski <krzk@kernel.org>
+
+description: |
+ Guidelines for new compatibles for SoC blocks/components.
+ When adding new compatibles in new bindings, use the format::
+ samsung,SoC-IP
+
+ For example::
+ samsung,exynos5433-cmu-isp
+
+select:
+ properties:
+ compatible:
+ pattern: "^samsung,.*(s3c|s5pv|exynos)[0-9a-z]+.*$"
+ required:
+ - compatible
+
+properties:
+ compatible:
+ oneOf:
+ - description: Preferred naming style for compatibles of SoC components
+ pattern: "^samsung,(s3c|s5pv|exynos|exynosautov)[0-9]+-.*$"
+
+ # Legacy compatibles with wild-cards - list cannot grow with new bindings:
+ - enum:
+ - samsung,exynos4x12-pinctrl
+ - samsung,exynos4x12-usb2-phy
+ - samsung,s3c64xx-pinctrl
+ - samsung,s3c64xx-wakeup-eint
+
+additionalProperties: true
diff --git a/Bindings/arm/stm32/stm32.yaml b/Bindings/arm/stm32/stm32.yaml
index 8b31565fee59..4c605bccc474 100644
--- a/Bindings/arm/stm32/stm32.yaml
+++ b/Bindings/arm/stm32/stm32.yaml
@@ -59,12 +59,18 @@ properties:
- prt,prtt1s # Protonic PRTT1S
- const: st,stm32mp151
- - description: DH STM32MP153 SoM based Boards
+ - description: DH STM32MP153 DHCOM SoM based Boards
items:
- const: dh,stm32mp153c-dhcom-drc02
- const: dh,stm32mp153c-dhcom-som
- const: st,stm32mp153
+ - description: DH STM32MP153 DHCOR SoM based Boards
+ items:
+ - const: dh,stm32mp153c-dhcor-drc-compact
+ - const: dh,stm32mp153c-dhcor-som
+ - const: st,stm32mp153
+
- items:
- enum:
- shiratech,stm32mp157a-iot-box # IoT Box
diff --git a/Bindings/arm/sunplus,sp7021.yaml b/Bindings/arm/sunplus,sp7021.yaml
new file mode 100644
index 000000000000..def7d0cfeb31
--- /dev/null
+++ b/Bindings/arm/sunplus,sp7021.yaml
@@ -0,0 +1,29 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+# Copyright (C) Sunplus Co., Ltd. 2021
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/sunplus,sp7021.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Sunplus SP7021 Boards
+
+maintainers:
+ - qinjian <qinjian@cqplus1.com>
+
+description: |
+ ARM platforms using Sunplus SP7021, an ARM Cortex A7 (4-cores) based SoC.
+ Wiki: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ items:
+ - enum:
+ - sunplus,sp7021-achip
+ - sunplus,sp7021-demo-v3
+ - const: sunplus,sp7021
+
+additionalProperties: true
+
+...
diff --git a/Bindings/arm/sunxi.yaml b/Bindings/arm/sunxi.yaml
index 95278a6a9a8e..0c2356778208 100644
--- a/Bindings/arm/sunxi.yaml
+++ b/Bindings/arm/sunxi.yaml
@@ -863,6 +863,11 @@ properties:
- const: yones-toptech,bs1078-v2
- const: allwinner,sun6i-a31s
+ - description: X96 Mate TV box
+ items:
+ - const: hechuang,x96-mate
+ - const: allwinner,sun50i-h616
+
- description: Xunlong OrangePi
items:
- const: xunlong,orangepi
@@ -963,4 +968,9 @@ properties:
- const: xunlong,orangepi-zero-plus2-h3
- const: allwinner,sun8i-h3
+ - description: Xunlong OrangePi Zero 2
+ items:
+ - const: xunlong,orangepi-zero2
+ - const: allwinner,sun50i-h616
+
additionalProperties: true
diff --git a/Bindings/arm/sunxi/allwinner,sun4i-a10-mbus.yaml b/Bindings/arm/sunxi/allwinner,sun4i-a10-mbus.yaml
index 8eee312c2e6f..99566688d033 100644
--- a/Bindings/arm/sunxi/allwinner,sun4i-a10-mbus.yaml
+++ b/Bindings/arm/sunxi/allwinner,sun4i-a10-mbus.yaml
@@ -29,10 +29,20 @@ properties:
compatible:
enum:
- allwinner,sun5i-a13-mbus
+ - allwinner,sun8i-a33-mbus
+ - allwinner,sun8i-a50-mbus
+ - allwinner,sun8i-a83t-mbus
- allwinner,sun8i-h3-mbus
- allwinner,sun8i-r40-mbus
+ - allwinner,sun8i-v3s-mbus
+ - allwinner,sun8i-v536-mbus
+ - allwinner,sun20i-d1-mbus
- allwinner,sun50i-a64-mbus
+ - allwinner,sun50i-a100-mbus
- allwinner,sun50i-h5-mbus
+ - allwinner,sun50i-h6-mbus
+ - allwinner,sun50i-h616-mbus
+ - allwinner,sun50i-r329-mbus
reg:
minItems: 1
@@ -81,13 +91,13 @@ required:
- dma-ranges
if:
- properties:
- compatible:
- contains:
- enum:
- - allwinner,sun8i-h3-mbus
- - allwinner,sun50i-a64-mbus
- - allwinner,sun50i-h5-mbus
+ not:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - allwinner,sun5i-a13-mbus
+ - allwinner,sun8i-r40-mbus
then:
properties:
diff --git a/Bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml b/Bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml
index 8c6543b5c0dc..711bb4d08c60 100644
--- a/Bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml
+++ b/Bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml
@@ -40,7 +40,6 @@ required:
- compatible
- reg
- nvidia,bpmp
- - status
examples:
- |
diff --git a/Bindings/arm/tegra/nvidia,tegra194-axi2apb.yaml b/Bindings/arm/tegra/nvidia,tegra194-axi2apb.yaml
new file mode 100644
index 000000000000..788a13f8aa93
--- /dev/null
+++ b/Bindings/arm/tegra/nvidia,tegra194-axi2apb.yaml
@@ -0,0 +1,40 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/tegra/nvidia,tegra194-axi2apb.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: NVIDIA Tegra194 AXI2APB bridge
+
+maintainers:
+ - Sumit Gupta <sumitg@nvidia.com>
+
+properties:
+ $nodename:
+ pattern: "^axi2apb@([0-9a-f]+)$"
+
+ compatible:
+ enum:
+ - nvidia,tegra194-axi2apb
+
+ reg:
+ maxItems: 6
+ description: Physical base address and length of registers for all bridges
+
+additionalProperties: false
+
+required:
+ - compatible
+ - reg
+
+examples:
+ - |
+ axi2apb: axi2apb@2390000 {
+ compatible = "nvidia,tegra194-axi2apb";
+ reg = <0x02390000 0x1000>,
+ <0x023a0000 0x1000>,
+ <0x023b0000 0x1000>,
+ <0x023c0000 0x1000>,
+ <0x023d0000 0x1000>,
+ <0x023e0000 0x1000>;
+ };
diff --git a/Bindings/arm/tegra/nvidia,tegra194-cbb.yaml b/Bindings/arm/tegra/nvidia,tegra194-cbb.yaml
new file mode 100644
index 000000000000..debb2b0c8013
--- /dev/null
+++ b/Bindings/arm/tegra/nvidia,tegra194-cbb.yaml
@@ -0,0 +1,97 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/tegra/nvidia,tegra194-cbb.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: NVIDIA Tegra194 CBB 1.0 bindings
+
+maintainers:
+ - Sumit Gupta <sumitg@nvidia.com>
+
+description: |+
+ The Control Backbone (CBB) is comprised of the physical path from an
+ initiator to a target's register configuration space. CBB 1.0 has
+ multiple hierarchical sub-NOCs (Network-on-Chip) and connects various
+ initiators and targets using different bridges like AXIP2P, AXI2APB.
+
+ This driver handles errors due to illegal register accesses reported
+ by the NOCs inside the CBB. NOCs reporting errors are cluster NOCs
+ "AON-NOC, SCE-NOC, RCE-NOC, BPMP-NOC, CV-NOC" and "CBB Central NOC"
+ which is the main NOC.
+
+ By default, the access issuing initiator is informed about the error
+ using SError or Data Abort exception unless the ERD (Error Response
+ Disable) is enabled/set for that initiator. If the ERD is enabled, then
+ SError or Data Abort is masked and the error is reported with interrupt.
+
+ - For CCPLEX (CPU Complex) initiator, the driver sets ERD bit. So, the
+ errors due to illegal accesses from CCPLEX are reported by interrupts.
+ If ERD is not set, then error is reported by SError.
+ - For other initiators, the ERD is disabled. So, the access issuing
+ initiator is informed about the illegal access by Data Abort exception.
+ In addition, an interrupt is also generated to CCPLEX. These initiators
+ include all engines using Cortex-R5 (which is ARMv7 CPU cluster) and
+ engines like TSEC (Security co-processor), NVDEC (NVIDIA Video Decoder
+ engine) etc which can initiate transactions.
+
+ The driver prints relevant debug information like Error Code, Error
+ Description, Master, Address, AXI ID, Cache, Protection, Security Group
+ etc on receiving error notification.
+
+properties:
+ $nodename:
+ pattern: "^[a-z]+-noc@[0-9a-f]+$"
+
+ compatible:
+ enum:
+ - nvidia,tegra194-cbb-noc
+ - nvidia,tegra194-aon-noc
+ - nvidia,tegra194-bpmp-noc
+ - nvidia,tegra194-rce-noc
+ - nvidia,tegra194-sce-noc
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ description:
+ CCPLEX receives secure or nonsecure interrupt depending on error type.
+ A secure interrupt is received for SEC(firewall) & SLV errors and a
+ non-secure interrupt is received for TMO & DEC errors.
+ items:
+ - description: non-secure interrupt
+ - description: secure interrupt
+
+ nvidia,axi2apb:
+ $ref: '/schemas/types.yaml#/definitions/phandle'
+ description:
+ Specifies the node having all axi2apb bridges which need to be checked
+ for any error logged in their status register.
+
+ nvidia,apbmisc:
+ $ref: '/schemas/types.yaml#/definitions/phandle'
+ description:
+ Specifies the apbmisc node which need to be used for reading the ERD
+ register.
+
+additionalProperties: false
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - nvidia,apbmisc
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+ cbb-noc@2300000 {
+ compatible = "nvidia,tegra194-cbb-noc";
+ reg = <0x02300000 0x1000>;
+ interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
+ nvidia,axi2apb = <&axi2apb>;
+ nvidia,apbmisc = <&apbmisc>;
+ };
diff --git a/Bindings/arm/tegra/nvidia,tegra20-pmc.yaml b/Bindings/arm/tegra/nvidia,tegra20-pmc.yaml
index 564ae6aaccf7..7fd8d47b1be4 100644
--- a/Bindings/arm/tegra/nvidia,tegra20-pmc.yaml
+++ b/Bindings/arm/tegra/nvidia,tegra20-pmc.yaml
@@ -208,7 +208,7 @@ properties:
"^[a-z0-9]+$":
type: object
- patternProperties:
+ properties:
clocks:
minItems: 1
maxItems: 8
diff --git a/Bindings/arm/tegra/nvidia,tegra234-cbb.yaml b/Bindings/arm/tegra/nvidia,tegra234-cbb.yaml
new file mode 100644
index 000000000000..7b1fe50ffbe0
--- /dev/null
+++ b/Bindings/arm/tegra/nvidia,tegra234-cbb.yaml
@@ -0,0 +1,74 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/arm/tegra/nvidia,tegra234-cbb.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: NVIDIA Tegra CBB 2.0 bindings
+
+maintainers:
+ - Sumit Gupta <sumitg@nvidia.com>
+
+description: |+
+ The Control Backbone (CBB) is comprised of the physical path from an
+ initiator to a target's register configuration space. CBB 2.0 consists
+ of multiple sub-blocks connected to each other to create a topology.
+ The Tegra234 SoC has different fabrics based on CBB 2.0 architecture
+ which include cluster fabrics BPMP, AON, PSC, SCE, RCE, DCE, FSI and
+ "CBB central fabric".
+
+ In CBB 2.0, each initiator which can issue transactions connects to a
+ Root Master Node (MN) before it connects to any other element of the
+ fabric. Each Root MN contains a Error Monitor (EM) which detects and
+ logs error. Interrupts from various EM blocks are collated by Error
+ Notifier (EN) which is per fabric and presents a single interrupt from
+ fabric to the SoC interrupt controller.
+
+ The driver handles errors from CBB due to illegal register accesses
+ and prints debug information about failed transaction on receiving
+ the interrupt from EN. Debug information includes Error Code, Error
+ Description, MasterID, Fabric, SlaveID, Address, Cache, Protection,
+ Security Group etc on receiving error notification.
+
+ If the Error Response Disable (ERD) is set/enabled for an initiator,
+ then SError or Data abort exception error response is masked and an
+ interrupt is used for reporting errors due to illegal accesses from
+ that initiator. The value returned on read failures is '0xFFFFFFFF'
+ for compatibility with PCIE.
+
+properties:
+ $nodename:
+ pattern: "^[a-z]+-fabric@[0-9a-f]+$"
+
+ compatible:
+ enum:
+ - nvidia,tegra234-aon-fabric
+ - nvidia,tegra234-bpmp-fabric
+ - nvidia,tegra234-cbb-fabric
+ - nvidia,tegra234-dce-fabric
+ - nvidia,tegra234-rce-fabric
+ - nvidia,tegra234-sce-fabric
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ items:
+ - description: secure interrupt from error notifier
+
+additionalProperties: false
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+ cbb-fabric@1300000 {
+ compatible = "nvidia,tegra234-cbb-fabric";
+ reg = <0x13a00000 0x400000>;
+ interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
+ };
diff --git a/Bindings/arm/vexpress-sysreg.yaml b/Bindings/arm/vexpress-sysreg.yaml
index b5e26e41f88c..f04db802a732 100644
--- a/Bindings/arm/vexpress-sysreg.yaml
+++ b/Bindings/arm/vexpress-sysreg.yaml
@@ -29,6 +29,13 @@ properties:
ranges: true
+ gpio-controller:
+ deprecated: true
+
+ "#gpio-cells":
+ deprecated: true
+ const: 2
+
additionalProperties: false
patternProperties:
@@ -67,8 +74,7 @@ patternProperties:
required:
- compatible
- - "#address-cells"
- - "#size-cells"
+ - reg
examples:
- |
diff --git a/Bindings/ata/ceva,ahci-1v84.yaml b/Bindings/ata/ceva,ahci-1v84.yaml
new file mode 100644
index 000000000000..9b31f864e071
--- /dev/null
+++ b/Bindings/ata/ceva,ahci-1v84.yaml
@@ -0,0 +1,189 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/ata/ceva,ahci-1v84.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Ceva AHCI SATA Controller
+
+maintainers:
+ - Piyush Mehta <piyush.mehta@xilinx.com>
+
+description: |
+ The Ceva SATA controller mostly conforms to the AHCI interface with some
+ special extensions to add functionality, is a high-performance dual-port
+ SATA host controller with an AHCI compliant command layer which supports
+ advanced features such as native command queuing and frame information
+ structure (FIS) based switching for systems employing port multipliers.
+
+properties:
+ compatible:
+ const: ceva,ahci-1v84
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ dma-coherent: true
+
+ interrupts:
+ maxItems: 1
+
+ iommus:
+ maxItems: 1
+
+ power-domains:
+ maxItems: 1
+
+ ceva,p0-cominit-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ OOB timing value for COMINIT parameter for port 0.
+ The fields for the above parameter must be as shown below:-
+ ceva,p0-cominit-params = /bits/ 8 <CIBGMN CIBGMX CIBGN CINMP>;
+ items:
+ - description: CINMP - COMINIT Negate Minimum Period.
+ - description: CIBGN - COMINIT Burst Gap Nominal.
+ - description: CIBGMX - COMINIT Burst Gap Maximum.
+ - description: CIBGMN - COMINIT Burst Gap Minimum.
+
+ ceva,p0-comwake-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ OOB timing value for COMWAKE parameter for port 0.
+ The fields for the above parameter must be as shown below:-
+ ceva,p0-comwake-params = /bits/ 8 <CWBGMN CWBGMX CWBGN CWNMP>;
+ items:
+ - description: CWBGMN - COMWAKE Burst Gap Minimum.
+ - description: CWBGMX - COMWAKE Burst Gap Maximum.
+ - description: CWBGN - COMWAKE Burst Gap Nominal.
+ - description: CWNMP - COMWAKE Negate Minimum Period.
+
+ ceva,p0-burst-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ Burst timing value for COM parameter for port 0.
+ The fields for the above parameter must be as shown below:-
+ ceva,p0-burst-params = /bits/ 8 <BMX BNM SFD PTST>;
+ items:
+ - description: BMX - COM Burst Maximum.
+ - description: BNM - COM Burst Nominal.
+ - description: SFD - Signal Failure Detection value.
+ - description: PTST - Partial to Slumber timer value.
+
+ ceva,p0-retry-params:
+ $ref: /schemas/types.yaml#/definitions/uint16-array
+ description: |
+ Retry interval timing value for port 0.
+ The fields for the above parameter must be as shown below:-
+ ceva,p0-retry-params = /bits/ 16 <RIT RCT>;
+ items:
+ - description: RIT - Retry Interval Timer.
+ - description: RCT - Rate Change Timer.
+
+ ceva,p1-cominit-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ OOB timing value for COMINIT parameter for port 1.
+ The fields for the above parameter must be as shown below:-
+ ceva,p1-cominit-params = /bits/ 8 <CIBGMN CIBGMX CIBGN CINMP>;
+ items:
+ - description: CINMP - COMINIT Negate Minimum Period.
+ - description: CIBGN - COMINIT Burst Gap Nominal.
+ - description: CIBGMX - COMINIT Burst Gap Maximum.
+ - description: CIBGMN - COMINIT Burst Gap Minimum.
+
+ ceva,p1-comwake-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ OOB timing value for COMWAKE parameter for port 1.
+ The fields for the above parameter must be as shown below:-
+ ceva,p1-comwake-params = /bits/ 8 <CWBGMN CWBGMX CWBGN CWNMP>;
+ items:
+ - description: CWBGMN - COMWAKE Burst Gap Minimum.
+ - description: CWBGMX - COMWAKE Burst Gap Maximum.
+ - description: CWBGN - COMWAKE Burst Gap Nominal.
+ - description: CWNMP - COMWAKE Negate Minimum Period.
+
+ ceva,p1-burst-params:
+ $ref: /schemas/types.yaml#/definitions/uint8-array
+ description: |
+ Burst timing value for COM parameter for port 1.
+ The fields for the above parameter must be as shown below:-
+ ceva,p1-burst-params = /bits/ 8 <BMX BNM SFD PTST>;
+ items:
+ - description: BMX - COM Burst Maximum.
+ - description: BNM - COM Burst Nominal.
+ - description: SFD - Signal Failure Detection value.
+ - description: PTST - Partial to Slumber timer value.
+
+ ceva,p1-retry-params:
+ $ref: /schemas/types.yaml#/definitions/uint16-array
+ description: |
+ Retry interval timing value for port 1.
+ The fields for the above parameter must be as shown below:-
+ ceva,pN-retry-params = /bits/ 16 <RIT RCT>;
+ items:
+ - description: RIT - Retry Interval Timer.
+ - description: RCT - Rate Change Timer.
+
+ ceva,broken-gen2:
+ $ref: /schemas/types.yaml#/definitions/flag
+ description: |
+ limit to gen1 speed instead of gen2.
+
+ phys:
+ maxItems: 1
+
+ phy-names:
+ items:
+ - const: sata-phy
+
+ resets:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - interrupts
+ - ceva,p0-cominit-params
+ - ceva,p0-comwake-params
+ - ceva,p0-burst-params
+ - ceva,p0-retry-params
+ - ceva,p1-cominit-params
+ - ceva,p1-comwake-params
+ - ceva,p1-burst-params
+ - ceva,p1-retry-params
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/xlnx-zynqmp-clk.h>
+ #include <dt-bindings/interrupt-controller/irq.h>
+ #include <dt-bindings/power/xlnx-zynqmp-power.h>
+ #include <dt-bindings/reset/xlnx-zynqmp-resets.h>
+ #include <dt-bindings/clock/xlnx-zynqmp-clk.h>
+ #include <dt-bindings/phy/phy.h>
+
+ sata: ahci@fd0c0000 {
+ compatible = "ceva,ahci-1v84";
+ reg = <0xfd0c0000 0x200>;
+ interrupt-parent = <&gic>;
+ interrupts = <0 133 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&zynqmp_clk SATA_REF>;
+ ceva,p0-cominit-params = /bits/ 8 <0x0F 0x25 0x18 0x29>;
+ ceva,p0-comwake-params = /bits/ 8 <0x04 0x0B 0x08 0x0F>;
+ ceva,p0-burst-params = /bits/ 8 <0x0A 0x08 0x4A 0x06>;
+ ceva,p0-retry-params = /bits/ 16 <0x0216 0x7F06>;
+ ceva,p1-cominit-params = /bits/ 8 <0x0F 0x25 0x18 0x29>;
+ ceva,p1-comwake-params = /bits/ 8 <0x04 0x0B 0x08 0x0F>;
+ ceva,p1-burst-params = /bits/ 8 <0x0A 0x08 0x4A 0x06>;
+ ceva,p1-retry-params = /bits/ 16 <0x0216 0x7F06>;
+ ceva,broken-gen2;
+ phys = <&psgtr 1 PHY_TYPE_SATA 1 1>;
+ resets = <&zynqmp_reset ZYNQMP_RESET_SATA>;
+ };
diff --git a/Bindings/bus/qcom,ssc-block-bus.yaml b/Bindings/bus/qcom,ssc-block-bus.yaml
index 5b9705079015..8e9e6ff35d7d 100644
--- a/Bindings/bus/qcom,ssc-block-bus.yaml
+++ b/Bindings/bus/qcom,ssc-block-bus.yaml
@@ -28,11 +28,9 @@ properties:
- const: qcom,ssc-block-bus
reg:
- description: |
- Shall contain the addresses of the SSCAON_CONFIG0 and SSCAON_CONFIG1
- registers
- minItems: 2
- maxItems: 2
+ items:
+ - description: SSCAON_CONFIG0 registers
+ - description: SSCAON_CONFIG1 registers
reg-names:
items:
@@ -48,7 +46,6 @@ properties:
ranges: true
clocks:
- minItems: 6
maxItems: 6
clock-names:
@@ -61,9 +58,9 @@ properties:
- const: ssc_ahbs
power-domains:
- description: Power domain phandles for the ssc_cx and ssc_mx power domains
- minItems: 2
- maxItems: 2
+ items:
+ - description: CX power domain
+ - description: MX power domain
power-domain-names:
items:
@@ -71,11 +68,11 @@ properties:
- const: ssc_mx
resets:
- description: |
- Reset phandles for the ssc_reset and ssc_bcr resets (note: ssc_bcr is the
- branch control register associated with the ssc_xo and ssc_ahbs clocks)
- minItems: 2
- maxItems: 2
+ items:
+ - description: Main reset
+ - description:
+ SSC Branch Control Register reset (associated with the ssc_xo and
+ ssc_ahbs clocks)
reset-names:
items:
diff --git a/Bindings/chrome/google,cros-ec-typec.yaml b/Bindings/chrome/google,cros-ec-typec.yaml
index 2d98f7c4d3bc..50ebd8c57795 100644
--- a/Bindings/chrome/google,cros-ec-typec.yaml
+++ b/Bindings/chrome/google,cros-ec-typec.yaml
@@ -20,13 +20,24 @@ properties:
compatible:
const: google,cros-ec-typec
- connector:
+ '#address-cells':
+ const: 1
+
+ '#size-cells':
+ const: 0
+
+patternProperties:
+ '^connector@[0-9a-f]+$':
$ref: /schemas/connector/usb-connector.yaml#
+ unevaluatedProperties: false
+ properties:
+ reg:
+ maxItems: 1
required:
- compatible
-additionalProperties: true #fixme
+additionalProperties: false
examples:
- |+
diff --git a/Bindings/chrome/google,cros-kbd-led-backlight.yaml b/Bindings/chrome/google,cros-kbd-led-backlight.yaml
new file mode 100644
index 000000000000..5b875af6a95a
--- /dev/null
+++ b/Bindings/chrome/google,cros-kbd-led-backlight.yaml
@@ -0,0 +1,35 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/chrome/google,cros-kbd-led-backlight.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: ChromeOS keyboard backlight LED driver.
+
+maintainers:
+ - Tzung-Bi Shih <tzungbi@kernel.org>
+
+properties:
+ compatible:
+ const: google,cros-kbd-led-backlight
+
+required:
+ - compatible
+
+additionalProperties: false
+
+examples:
+ - |
+ spi0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cros_ec: ec@0 {
+ compatible = "google,cros-ec-spi";
+ reg = <0>;
+
+ kbd-led-backlight {
+ compatible = "google,cros-kbd-led-backlight";
+ };
+ };
+ };
diff --git a/Bindings/clock/allwinner,sun8i-a83t-de2-clk.yaml b/Bindings/clock/allwinner,sun8i-a83t-de2-clk.yaml
index e79eeac5f086..17caf78f0ccf 100644
--- a/Bindings/clock/allwinner,sun8i-a83t-de2-clk.yaml
+++ b/Bindings/clock/allwinner,sun8i-a83t-de2-clk.yaml
@@ -28,6 +28,9 @@ properties:
- items:
- const: allwinner,sun8i-r40-de2-clk
- const: allwinner,sun8i-h3-de2-clk
+ - items:
+ - const: allwinner,sun20i-d1-de2-clk
+ - const: allwinner,sun50i-h5-de2-clk
reg:
maxItems: 1
diff --git a/Bindings/clock/fixed-factor-clock.yaml b/Bindings/clock/fixed-factor-clock.yaml
index f415845b38dd..0b02378a3a0c 100644
--- a/Bindings/clock/fixed-factor-clock.yaml
+++ b/Bindings/clock/fixed-factor-clock.yaml
@@ -13,7 +13,6 @@ maintainers:
properties:
compatible:
enum:
- - allwinner,sun4i-a10-pll3-2x-clk
- fixed-factor-clock
"#clock-cells":
diff --git a/Bindings/clock/fsl,scu-clk.yaml b/Bindings/clock/fsl,scu-clk.yaml
new file mode 100644
index 000000000000..f2c48460a399
--- /dev/null
+++ b/Bindings/clock/fsl,scu-clk.yaml
@@ -0,0 +1,43 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/fsl,scu-clk.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: i.MX SCU Client Device Node - Clock bindings based on SCU Message Protocol
+
+maintainers:
+ - Abel Vesa <abel.vesa@nxp.com>
+
+description: i.MX SCU Client Device Node
+ Client nodes are maintained as children of the relevant IMX-SCU device node.
+ This binding uses the common clock binding.
+ (Documentation/devicetree/bindings/clock/clock-bindings.txt)
+ The clock consumer should specify the desired clock by having the clock
+ ID in its "clocks" phandle cell. See the full list of clock IDs from
+ include/dt-bindings/clock/imx8qxp-clock.h
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - fsl,imx8dxl-clk
+ - fsl,imx8qm-clk
+ - fsl,imx8qxp-clk
+ - const: fsl,scu-clk
+
+ '#clock-cells':
+ const: 2
+
+required:
+ - compatible
+ - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ clock-controller {
+ compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
+ #clock-cells = <2>;
+ };
diff --git a/Bindings/clock/nuvoton,npcm845-clk.yaml b/Bindings/clock/nuvoton,npcm845-clk.yaml
new file mode 100644
index 000000000000..771db2ddf026
--- /dev/null
+++ b/Bindings/clock/nuvoton,npcm845-clk.yaml
@@ -0,0 +1,49 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/nuvoton,npcm845-clk.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Nuvoton NPCM8XX Clock Controller Binding
+
+maintainers:
+ - Tomer Maimon <tmaimon77@gmail.com>
+
+description: |
+ Nuvoton Arbel BMC NPCM8XX contains an integrated clock controller, which
+ generates and supplies clocks to all modules within the BMC.
+
+properties:
+ compatible:
+ enum:
+ - nuvoton,npcm845-clk
+
+ reg:
+ maxItems: 1
+
+ '#clock-cells':
+ const: 1
+ description:
+ See include/dt-bindings/clock/nuvoton,npcm8xx-clock.h for the full
+ list of NPCM8XX clock IDs.
+
+required:
+ - compatible
+ - reg
+ - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ ahb {
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ clock-controller@f0801000 {
+ compatible = "nuvoton,npcm845-clk";
+ reg = <0x0 0xf0801000 0x0 0x1000>;
+ #clock-cells = <1>;
+ };
+ };
+...
diff --git a/Bindings/clock/qcom,dispcc-sm8x50.yaml b/Bindings/clock/qcom,dispcc-sm8x50.yaml
index 31497677e8de..7a8d375e055e 100644
--- a/Bindings/clock/qcom,dispcc-sm8x50.yaml
+++ b/Bindings/clock/qcom,dispcc-sm8x50.yaml
@@ -4,18 +4,19 @@
$id: http://devicetree.org/schemas/clock/qcom,dispcc-sm8x50.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
-title: Qualcomm Display Clock & Reset Controller Binding for SM8150/SM8250
+title: Qualcomm Display Clock & Reset Controller Binding for SM8150/SM8250/SM8350
maintainers:
- Jonathan Marek <jonathan@marek.ca>
description: |
Qualcomm display clock control module which supports the clocks, resets and
- power domains on SM8150 and SM8250.
+ power domains on SM8150/SM8250/SM8350.
See also:
dt-bindings/clock/qcom,dispcc-sm8150.h
dt-bindings/clock/qcom,dispcc-sm8250.h
+ dt-bindings/clock/qcom,dispcc-sm8350.h
properties:
compatible:
@@ -23,6 +24,7 @@ properties:
- qcom,sc8180x-dispcc
- qcom,sm8150-dispcc
- qcom,sm8250-dispcc
+ - qcom,sm8350-dispcc
clocks:
items:
diff --git a/Bindings/clock/qcom,gcc-apq8064.yaml b/Bindings/clock/qcom,gcc-apq8064.yaml
index 9fafcb080069..3cf404c9325a 100644
--- a/Bindings/clock/qcom,gcc-apq8064.yaml
+++ b/Bindings/clock/qcom,gcc-apq8064.yaml
@@ -4,7 +4,7 @@
$id: http://devicetree.org/schemas/clock/qcom,gcc-apq8064.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
-title: Qualcomm Global Clock & Reset Controller Binding for APQ8064
+title: Qualcomm Global Clock & Reset Controller Binding for APQ8064/MSM8960
allOf:
- $ref: qcom,gcc.yaml#
@@ -23,11 +23,25 @@ description: |
properties:
compatible:
- const: qcom,gcc-apq8064
+ oneOf:
+ - items:
+ - enum:
+ - qcom,gcc-apq8064
+ - qcom,gcc-msm8960
+ - const: syscon
+ - enum:
+ - qcom,gcc-apq8064
+ - qcom,gcc-msm8960
+ deprecated: true
+
+ thermal-sensor:
+ description: child tsens device
+ $ref: /schemas/thermal/qcom-tsens.yaml#
nvmem-cells:
minItems: 1
maxItems: 2
+ deprecated: true
description:
Qualcomm TSENS (thermal sensor device) on some devices can
be part of GCC and hence the TSENS properties can also be part
@@ -37,31 +51,39 @@ properties:
nvmem-cell-names:
minItems: 1
+ deprecated: true
items:
- const: calib
- const: calib_backup
'#thermal-sensor-cells':
const: 1
+ deprecated: true
required:
- compatible
- - nvmem-cells
- - nvmem-cell-names
- - '#thermal-sensor-cells'
unevaluatedProperties: false
examples:
- |
clock-controller@900000 {
- compatible = "qcom,gcc-apq8064";
+ compatible = "qcom,gcc-apq8064", "syscon";
reg = <0x00900000 0x4000>;
- nvmem-cells = <&tsens_calib>, <&tsens_backup>;
- nvmem-cell-names = "calib", "calib_backup";
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
- #thermal-sensor-cells = <1>;
+
+ thermal-sensor {
+ compatible = "qcom,msm8960-tsens";
+
+ nvmem-cells = <&tsens_calib>, <&tsens_backup>;
+ nvmem-cell-names = "calib", "calib_backup";
+ interrupts = <0 178 4>;
+ interrupt-names = "uplow";
+
+ #qcom,sensors = <11>;
+ #thermal-sensor-cells = <1>;
+ };
};
...
diff --git a/Bindings/clock/qcom,gcc-ipq8074.yaml b/Bindings/clock/qcom,gcc-ipq8074.yaml
index 98572b4a9b60..21470f52ce36 100644
--- a/Bindings/clock/qcom,gcc-ipq8074.yaml
+++ b/Bindings/clock/qcom,gcc-ipq8074.yaml
@@ -24,6 +24,9 @@ properties:
'#clock-cells':
const: 1
+ '#power-domain-cells':
+ const: 1
+
'#reset-cells':
const: 1
@@ -38,6 +41,7 @@ required:
- compatible
- reg
- '#clock-cells'
+ - '#power-domain-cells'
- '#reset-cells'
additionalProperties: false
@@ -48,6 +52,7 @@ examples:
compatible = "qcom,gcc-ipq8074";
reg = <0x01800000 0x80000>;
#clock-cells = <1>;
+ #power-domain-cells = <1>;
#reset-cells = <1>;
};
...
diff --git a/Bindings/clock/qcom,gcc-msm8996.yaml b/Bindings/clock/qcom,gcc-msm8996.yaml
index 5a5b2214f0ca..005e0edd4609 100644
--- a/Bindings/clock/qcom,gcc-msm8996.yaml
+++ b/Bindings/clock/qcom,gcc-msm8996.yaml
@@ -22,16 +22,32 @@ properties:
const: qcom,gcc-msm8996
clocks:
+ minItems: 3
items:
- description: XO source
- description: Second XO source
- description: Sleep clock source
+ - description: PCIe 0 PIPE clock (optional)
+ - description: PCIe 1 PIPE clock (optional)
+ - description: PCIe 2 PIPE clock (optional)
+ - description: USB3 PIPE clock (optional)
+ - description: UFS RX symbol 0 clock (optional)
+ - description: UFS RX symbol 1 clock (optional)
+ - description: UFS TX symbol 0 clock (optional)
clock-names:
+ minItems: 3
items:
- const: cxo
- const: cxo2
- const: sleep_clk
+ - const: pcie_0_pipe_clk_src
+ - const: pcie_1_pipe_clk_src
+ - const: pcie_2_pipe_clk_src
+ - const: usb3_phy_pipe_clk_src
+ - const: ufs_rx_symbol_0_clk_src
+ - const: ufs_rx_symbol_1_clk_src
+ - const: ufs_tx_symbol_0_clk_src
'#clock-cells':
const: 1
diff --git a/Bindings/clock/qcom,gcc-other.yaml b/Bindings/clock/qcom,gcc-other.yaml
index 6c45e0f85494..6c78df0c46a9 100644
--- a/Bindings/clock/qcom,gcc-other.yaml
+++ b/Bindings/clock/qcom,gcc-other.yaml
@@ -44,7 +44,6 @@ properties:
- qcom,gcc-msm8916
- qcom,gcc-msm8939
- qcom,gcc-msm8953
- - qcom,gcc-msm8960
- qcom,gcc-msm8974
- qcom,gcc-msm8974pro
- qcom,gcc-msm8974pro-ac
@@ -58,10 +57,10 @@ required:
unevaluatedProperties: false
examples:
- # Example for GCC for MSM8960:
+ # Example for GCC for MSM8974:
- |
clock-controller@900000 {
- compatible = "qcom,gcc-msm8960";
+ compatible = "qcom,gcc-msm8974";
reg = <0x900000 0x4000>;
#clock-cells = <1>;
#reset-cells = <1>;
diff --git a/Bindings/clock/qcom,gcc-sdm845.yaml b/Bindings/clock/qcom,gcc-sdm845.yaml
index d902f137ab17..daf7906ebc40 100644
--- a/Bindings/clock/qcom,gcc-sdm845.yaml
+++ b/Bindings/clock/qcom,gcc-sdm845.yaml
@@ -43,6 +43,9 @@ properties:
'#reset-cells':
const: 1
+ power-domains:
+ maxItems: 1
+
'#power-domain-cells':
const: 1
diff --git a/Bindings/clock/qcom,gpucc-sm8350.yaml b/Bindings/clock/qcom,gpucc-sm8350.yaml
new file mode 100644
index 000000000000..0a0546c079a9
--- /dev/null
+++ b/Bindings/clock/qcom,gpucc-sm8350.yaml
@@ -0,0 +1,72 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,gpucc-sm8350.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Graphics Clock & Reset Controller Binding
+
+maintainers:
+ - Robert Foss <robert.foss@linaro.org>
+
+description: |
+ Qualcomm graphics clock control module which supports the clocks, resets and
+ power domains on Qualcomm SoCs.
+
+ See also:
+ dt-bindings/clock/qcom,gpucc-sm8350.h
+
+properties:
+ compatible:
+ enum:
+ - qcom,sm8350-gpucc
+
+ clocks:
+ items:
+ - description: Board XO source
+ - description: GPLL0 main branch source
+ - description: GPLL0 div branch source
+
+ '#clock-cells':
+ const: 1
+
+ '#reset-cells':
+ const: 1
+
+ '#power-domain-cells':
+ const: 1
+
+ reg:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#clock-cells'
+ - '#reset-cells'
+ - '#power-domain-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,gcc-sm8350.h>
+ #include <dt-bindings/clock/qcom,rpmh.h>
+
+ soc {
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ clock-controller@3d90000 {
+ compatible = "qcom,sm8350-gpucc";
+ reg = <0 0x03d90000 0 0x9000>;
+ clocks = <&rpmhcc RPMH_CXO_CLK>,
+ <&gcc GCC_GPU_GPLL0_CLK_SRC>,
+ <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ #power-domain-cells = <1>;
+ };
+ };
+...
diff --git a/Bindings/clock/qcom,rpmcc.yaml b/Bindings/clock/qcom,rpmcc.yaml
index 9d296b89a8d0..d63b45ad06e8 100644
--- a/Bindings/clock/qcom,rpmcc.yaml
+++ b/Bindings/clock/qcom,rpmcc.yaml
@@ -49,15 +49,86 @@ properties:
const: 1
clocks:
- maxItems: 1
+ minItems: 1
+ maxItems: 2
clock-names:
- const: xo
+ minItems: 1
+ maxItems: 2
required:
- compatible
- '#clock-cells'
+allOf:
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,rpmcc-apq8060
+ - qcom,rpmcc-ipq806x
+ - qcom,rpmcc-msm8660
+
+ then:
+ properties:
+ clocks:
+ items:
+ - description: pxo clock
+
+ clock-names:
+ items:
+ - const: pxo
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: qcom,rpmcc-apq8064
+ then:
+ properties:
+ clocks:
+ items:
+ - description: pxo clock
+ - description: cxo clock
+
+ clock-names:
+ items:
+ - const: pxo
+ - const: cxo
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ enum:
+ - qcom,rpmcc-mdm9607
+ - qcom,rpmcc-msm8226
+ - qcom,rpmcc-msm8916
+ - qcom,rpmcc-msm8936
+ - qcom,rpmcc-msm8953
+ - qcom,rpmcc-msm8974
+ - qcom,rpmcc-msm8976
+ - qcom,rpmcc-msm8992
+ - qcom,rpmcc-msm8994
+ - qcom,rpmcc-msm8996
+ - qcom,rpmcc-msm8998
+ - qcom,rpmcc-qcm2290
+ - qcom,rpmcc-qcs404
+ - qcom,rpmcc-sdm660
+ - qcom,rpmcc-sm6115
+ - qcom,rpmcc-sm6125
+
+ then:
+ properties:
+ clocks:
+ items:
+ - description: xo clock
+
+ clock-names:
+ items:
+ - const: xo
+
additionalProperties: false
examples:
@@ -73,3 +144,13 @@ examples:
};
};
};
+
+ - |
+ rpm {
+ clock-controller {
+ compatible = "qcom,rpmcc-ipq806x", "qcom,rpmcc";
+ #clock-cells = <1>;
+ clocks = <&pxo_board>;
+ clock-names = "pxo";
+ };
+ };
diff --git a/Bindings/clock/qcom,sm8450-camcc.yaml b/Bindings/clock/qcom,sm8450-camcc.yaml
new file mode 100644
index 000000000000..268f4c6ae0ee
--- /dev/null
+++ b/Bindings/clock/qcom,sm8450-camcc.yaml
@@ -0,0 +1,80 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,sm8450-camcc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Camera Clock & Reset Controller Binding for SM8450
+
+maintainers:
+ - Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
+
+description: |
+ Qualcomm camera clock control module which supports the clocks, resets and
+ power domains on SM8450.
+
+ See also include/dt-bindings/clock/qcom,sm8450-camcc.h
+
+properties:
+ compatible:
+ const: qcom,sm8450-camcc
+
+ clocks:
+ items:
+ - description: Camera AHB clock from GCC
+ - description: Board XO source
+ - description: Board active XO source
+ - description: Sleep clock source
+
+ power-domains:
+ maxItems: 1
+ description:
+ A phandle and PM domain specifier for the MMCX power domain.
+
+ required-opps:
+ description:
+ A phandle to an OPP node describing required MMCX performance point.
+
+ '#clock-cells':
+ const: 1
+
+ '#reset-cells':
+ const: 1
+
+ '#power-domain-cells':
+ const: 1
+
+ reg:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - power-domains
+ - required-opps
+ - '#clock-cells'
+ - '#reset-cells'
+ - '#power-domain-cells'
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,gcc-sm8450.h>
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ #include <dt-bindings/power/qcom-rpmpd.h>
+ clock-controller@ade0000 {
+ compatible = "qcom,sm8450-camcc";
+ reg = <0xade0000 0x20000>;
+ clocks = <&gcc GCC_CAMERA_AHB_CLK>,
+ <&rpmhcc RPMH_CXO_CLK>,
+ <&rpmhcc RPMH_CXO_CLK_A>,
+ <&sleep_clk>;
+ power-domains = <&rpmhpd SM8450_MMCX>;
+ required-opps = <&rpmhpd_opp_low_svs>;
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ #power-domain-cells = <1>;
+ };
+...
diff --git a/Bindings/clock/renesas,rzg2l-cpg.yaml b/Bindings/clock/renesas,rzg2l-cpg.yaml
index 8880b834f264..d036675e0779 100644
--- a/Bindings/clock/renesas,rzg2l-cpg.yaml
+++ b/Bindings/clock/renesas,rzg2l-cpg.yaml
@@ -45,10 +45,9 @@ properties:
description: |
- For CPG core clocks, the two clock specifier cells must be "CPG_CORE"
and a core clock reference, as defined in
- <dt-bindings/clock/r9a0*-cpg.h>
+ <dt-bindings/clock/r9a0*-cpg.h>,
- For module clocks, the two clock specifier cells must be "CPG_MOD" and
- a module number, as defined in the <dt-bindings/clock/r9a07g0*-cpg.h> or
- <dt-bindings/clock/r9a09g011-cpg.h>.
+ a module number, as defined in <dt-bindings/clock/r9a0*-cpg.h>.
const: 2
'#power-domain-cells':
@@ -62,7 +61,7 @@ properties:
'#reset-cells':
description:
The single reset specifier cell must be the module number, as defined in
- the <dt-bindings/clock/r9a07g0*-cpg.h> or <dt-bindings/clock/r9a09g011-cpg.h>.
+ <dt-bindings/clock/r9a0*-cpg.h>.
const: 1
required:
diff --git a/Bindings/clock/samsung,exynos7885-clock.yaml b/Bindings/clock/samsung,exynos7885-clock.yaml
index 5073e569a47f..006d33a9e0f1 100644
--- a/Bindings/clock/samsung,exynos7885-clock.yaml
+++ b/Bindings/clock/samsung,exynos7885-clock.yaml
@@ -33,6 +33,7 @@ properties:
enum:
- samsung,exynos7885-cmu-top
- samsung,exynos7885-cmu-core
+ - samsung,exynos7885-cmu-fsys
- samsung,exynos7885-cmu-peri
clocks:
@@ -92,6 +93,32 @@ allOf:
properties:
compatible:
contains:
+ const: samsung,exynos7885-cmu-fsys
+
+ then:
+ properties:
+ clocks:
+ items:
+ - description: External reference clock (26 MHz)
+ - description: CMU_FSYS bus clock (from CMU_TOP)
+ - description: MMC_CARD clock (from CMU_TOP)
+ - description: MMC_EMBD clock (from CMU_TOP)
+ - description: MMC_SDIO clock (from CMU_TOP)
+ - description: USB30DRD clock (from CMU_TOP)
+
+ clock-names:
+ items:
+ - const: oscclk
+ - const: dout_fsys_bus
+ - const: dout_fsys_mmc_card
+ - const: dout_fsys_mmc_embd
+ - const: dout_fsys_mmc_sdio
+ - const: dout_fsys_usb30drd
+
+ - if:
+ properties:
+ compatible:
+ contains:
const: samsung,exynos7885-cmu-peri
then:
diff --git a/Bindings/clock/sprd,ums512-clk.yaml b/Bindings/clock/sprd,ums512-clk.yaml
new file mode 100644
index 000000000000..5f747b0471cf
--- /dev/null
+++ b/Bindings/clock/sprd,ums512-clk.yaml
@@ -0,0 +1,71 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+# Copyright 2022 Unisoc Inc.
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/clock/sprd,ums512-clk.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: UMS512 Soc clock controller
+
+maintainers:
+ - Orson Zhai <orsonzhai@gmail.com>
+ - Baolin Wang <baolin.wang7@gmail.com>
+ - Chunyan Zhang <zhang.lyra@gmail.com>
+
+properties:
+ compatible:
+ enum:
+ - sprd,ums512-apahb-gate
+ - sprd,ums512-ap-clk
+ - sprd,ums512-aonapb-clk
+ - sprd,ums512-pmu-gate
+ - sprd,ums512-g0-pll
+ - sprd,ums512-g2-pll
+ - sprd,ums512-g3-pll
+ - sprd,ums512-gc-pll
+ - sprd,ums512-aon-gate
+ - sprd,ums512-audcpapb-gate
+ - sprd,ums512-audcpahb-gate
+ - sprd,ums512-gpu-clk
+ - sprd,ums512-mm-clk
+ - sprd,ums512-mm-gate-clk
+ - sprd,ums512-apapb-gate
+
+ "#clock-cells":
+ const: 1
+
+ clocks:
+ minItems: 1
+ maxItems: 4
+ description: |
+ The input parent clock(s) phandle for the clock, only list
+ fixed clocks which are declared in devicetree.
+
+ clock-names:
+ minItems: 1
+ items:
+ - const: ext-26m
+ - const: ext-32k
+ - const: ext-4m
+ - const: rco-100m
+
+ reg:
+ maxItems: 1
+
+required:
+ - compatible
+ - '#clock-cells'
+ - reg
+
+additionalProperties: false
+
+examples:
+ - |
+ ap_clk: clock-controller@20200000 {
+ compatible = "sprd,ums512-ap-clk";
+ reg = <0x20200000 0x1000>;
+ clocks = <&ext_26m>;
+ clock-names = "ext-26m";
+ #clock-cells = <1>;
+ };
+...
diff --git a/Bindings/clock/st,stm32mp1-rcc.yaml b/Bindings/clock/st,stm32mp1-rcc.yaml
index f8c474227807..242fe922b035 100644
--- a/Bindings/clock/st,stm32mp1-rcc.yaml
+++ b/Bindings/clock/st,stm32mp1-rcc.yaml
@@ -78,6 +78,7 @@ if:
contains:
enum:
- st,stm32mp1-rcc-secure
+ - st,stm32mp13-rcc
then:
properties:
clocks:
diff --git a/Bindings/clock/st/st,flexgen.txt b/Bindings/clock/st/st,flexgen.txt
index 55a18939bddd..c918075405ba 100644
--- a/Bindings/clock/st/st,flexgen.txt
+++ b/Bindings/clock/st/st,flexgen.txt
@@ -78,7 +78,7 @@ Required properties:
- #clock-cells : from common clock binding; shall be set to 1 (multiple clock
outputs).
-- clocks : must be set to the parent's phandle. it's could be output clocks of
+- clocks : must be set to the parent's phandle. it could be output clocks of
a quadsfs or/and a pll or/and clk_sysin (up to 7 clocks)
- clock-output-names : List of strings used to name the clock outputs.
diff --git a/Bindings/clock/sunplus,sp7021-clkc.yaml b/Bindings/clock/sunplus,sp7021-clkc.yaml
new file mode 100644
index 000000000000..bcc14088220a
--- /dev/null
+++ b/Bindings/clock/sunplus,sp7021-clkc.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+# Copyright (C) Sunplus Co., Ltd. 2021
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/sunplus,sp7021-clkc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Sunplus SP7021 SoC Clock Controller
+
+maintainers:
+ - Qin Jian <qinjian@cqplus1.com>
+
+properties:
+ compatible:
+ const: sunplus,sp7021-clkc
+
+ reg:
+ maxItems: 3
+
+ clocks:
+ maxItems: 1
+
+ "#clock-cells":
+ const: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - "#clock-cells"
+
+additionalProperties: false
+
+examples:
+ - |
+ extclk: osc0 {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <27000000>;
+ clock-output-names = "extclk";
+ };
+
+ clkc: clock-controller@9c000004 {
+ compatible = "sunplus,sp7021-clkc";
+ reg = <0x9c000004 0x28>,
+ <0x9c000200 0x44>,
+ <0x9c000268 0x08>;
+ clocks = <&extclk>;
+ #clock-cells = <1>;
+ };
+
+...
diff --git a/Bindings/clock/ti/davinci/pll.txt b/Bindings/clock/ti/davinci/pll.txt
index 36998e184821..c9894538315b 100644
--- a/Bindings/clock/ti/davinci/pll.txt
+++ b/Bindings/clock/ti/davinci/pll.txt
@@ -15,7 +15,7 @@ Required properties:
- for "ti,da850-pll1", shall be "clksrc"
Optional properties:
-- ti,clkmode-square-wave: Indicates that the the board is supplying a square
+- ti,clkmode-square-wave: Indicates that the board is supplying a square
wave input on the OSCIN pin instead of using a crystal oscillator.
This property is only valid when compatible = "ti,da850-pll0".
diff --git a/Bindings/clock/ti/dra7-atl.txt b/Bindings/clock/ti/dra7-atl.txt
index 21c002d28b9b..68504079f99f 100644
--- a/Bindings/clock/ti/dra7-atl.txt
+++ b/Bindings/clock/ti/dra7-atl.txt
@@ -6,7 +6,7 @@ functional clock but can be configured to provide different clocks.
ATL can maintain a clock averages to some desired frequency based on the bws/aws
signals - can compensate the drift between the two ws signal.
-In order to provide the support for ATL and it's output clocks (which can be used
+In order to provide the support for ATL and its output clocks (which can be used
internally within the SoC or external components) two sets of bindings is needed:
Clock tree binding:
diff --git a/Bindings/connector/usb-connector.yaml b/Bindings/connector/usb-connector.yaml
index 0420fa563532..ae515651fc6b 100644
--- a/Bindings/connector/usb-connector.yaml
+++ b/Bindings/connector/usb-connector.yaml
@@ -263,11 +263,11 @@ examples:
# Micro-USB connector with HS lines routed via controller (MUIC).
- |
muic-max77843 {
- usb_con1: connector {
- compatible = "usb-b-connector";
- label = "micro-USB";
- type = "micro";
- };
+ usb_con1: connector {
+ compatible = "usb-b-connector";
+ label = "micro-USB";
+ type = "micro";
+ };
};
# USB-C connector attached to CC controller (s2mm005), HS lines routed
@@ -275,34 +275,34 @@ examples:
# DisplayPort video lines are routed to the connector via SS mux in USB3 PHY.
- |
ccic: s2mm005 {
- usb_con2: connector {
- compatible = "usb-c-connector";
- label = "USB-C";
+ usb_con2: connector {
+ compatible = "usb-c-connector";
+ label = "USB-C";
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
- port@0 {
- reg = <0>;
- usb_con_hs: endpoint {
- remote-endpoint = <&max77865_usbc_hs>;
- };
- };
- port@1 {
- reg = <1>;
- usb_con_ss: endpoint {
- remote-endpoint = <&usbdrd_phy_ss>;
- };
- };
- port@2 {
- reg = <2>;
- usb_con_sbu: endpoint {
- remote-endpoint = <&dp_aux>;
+ port@0 {
+ reg = <0>;
+ usb_con_hs: endpoint {
+ remote-endpoint = <&max77865_usbc_hs>;
+ };
+ };
+ port@1 {
+ reg = <1>;
+ usb_con_ss: endpoint {
+ remote-endpoint = <&usbdrd_phy_ss>;
+ };
+ };
+ port@2 {
+ reg = <2>;
+ usb_con_sbu: endpoint {
+ remote-endpoint = <&dp_aux>;
+ };
+ };
};
- };
};
- };
};
# USB-C connector attached to a typec port controller(ptn5110), which has
@@ -310,16 +310,16 @@ examples:
- |
#include <dt-bindings/usb/pd.h>
typec: ptn5110 {
- usb_con3: connector {
- compatible = "usb-c-connector";
- label = "USB-C";
- power-role = "dual";
- try-power-role = "sink";
- source-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)>;
- sink-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)
- PDO_VAR(5000, 12000, 2000)>;
- op-sink-microwatt = <10000000>;
- };
+ usb_con3: connector {
+ compatible = "usb-c-connector";
+ label = "USB-C";
+ power-role = "dual";
+ try-power-role = "sink";
+ source-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)>;
+ sink-pdos = <PDO_FIXED(5000, 2000, PDO_FIXED_USB_COMM)
+ PDO_VAR(5000, 12000, 2000)>;
+ op-sink-microwatt = <10000000>;
+ };
};
# USB-C connector attached to SoC and USB3 typec port controller(hd3ss3220)
@@ -332,20 +332,20 @@ examples:
data-role = "dual";
ports {
- #address-cells = <1>;
- #size-cells = <0>;
- port@0 {
- reg = <0>;
- hs_ep: endpoint {
- remote-endpoint = <&usb3_hs_ep>;
- };
+ #address-cells = <1>;
+ #size-cells = <0>;
+ port@0 {
+ reg = <0>;
+ hs_ep: endpoint {
+ remote-endpoint = <&usb3_hs_ep>;
};
- port@1 {
- reg = <1>;
- ss_ep: endpoint {
- remote-endpoint = <&hd3ss3220_in_ep>;
- };
+ };
+ port@1 {
+ reg = <1>;
+ ss_ep: endpoint {
+ remote-endpoint = <&hd3ss3220_in_ep>;
};
+ };
};
};
@@ -354,12 +354,12 @@ examples:
#include <dt-bindings/gpio/gpio.h>
usb {
- connector {
- compatible = "gpio-usb-b-connector", "usb-b-connector";
- type = "micro";
- id-gpios = <&pio 12 GPIO_ACTIVE_HIGH>;
- vbus-supply = <&usb_p0_vbus>;
- };
+ connector {
+ compatible = "gpio-usb-b-connector", "usb-b-connector";
+ type = "micro";
+ id-gpios = <&pio 12 GPIO_ACTIVE_HIGH>;
+ vbus-supply = <&usb_p0_vbus>;
+ };
};
# Micro-USB connector with HS lines routed via controller (MUIC) and MHL
@@ -367,27 +367,27 @@ examples:
# mobile phone
- |
muic-max77843 {
- usb_con4: connector {
- compatible = "samsung,usb-connector-11pin", "usb-b-connector";
- label = "micro-USB";
- type = "micro";
+ usb_con4: connector {
+ compatible = "samsung,usb-connector-11pin", "usb-b-connector";
+ label = "micro-USB";
+ type = "micro";
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
- port@0 {
- reg = <0>;
- muic_to_usb: endpoint {
- remote-endpoint = <&usb_to_muic>;
- };
- };
- port@3 {
- reg = <3>;
- usb_con_mhl: endpoint {
- remote-endpoint = <&sii8620_mhl>;
+ port@0 {
+ reg = <0>;
+ muic_to_usb: endpoint {
+ remote-endpoint = <&usb_to_muic>;
+ };
+ };
+ port@3 {
+ reg = <3>;
+ usb_con_mhl: endpoint {
+ remote-endpoint = <&sii8620_mhl>;
+ };
+ };
};
- };
};
- };
};
diff --git a/Bindings/cpufreq/cpufreq-qcom-hw.yaml b/Bindings/cpufreq/cpufreq-qcom-hw.yaml
index 2f1b8b6852a0..24fa3d87a40b 100644
--- a/Bindings/cpufreq/cpufreq-qcom-hw.yaml
+++ b/Bindings/cpufreq/cpufreq-qcom-hw.yaml
@@ -25,6 +25,7 @@ properties:
- description: v2 of CPUFREQ HW (EPSS)
items:
- enum:
+ - qcom,sm6375-cpufreq-epss
- qcom,sm8250-cpufreq-epss
- const: qcom,cpufreq-epss
diff --git a/Bindings/cpufreq/qcom-cpufreq-nvmem.yaml b/Bindings/cpufreq/qcom-cpufreq-nvmem.yaml
index a9a776da5505..a11e1b867379 100644
--- a/Bindings/cpufreq/qcom-cpufreq-nvmem.yaml
+++ b/Bindings/cpufreq/qcom-cpufreq-nvmem.yaml
@@ -22,6 +22,13 @@ select:
compatible:
contains:
enum:
+ - qcom,apq8064
+ - qcom,apq8096
+ - qcom,ipq8064
+ - qcom,msm8939
+ - qcom,msm8960
+ - qcom,msm8974
+ - qcom,msm8996
- qcom,qcs404
required:
- compatible
@@ -63,8 +70,8 @@ additionalProperties: true
examples:
- |
/ {
- model = "Qualcomm Technologies, Inc. QCS404";
- compatible = "qcom,qcs404";
+ model = "Qualcomm Technologies, Inc. QCS404 EVB 1000";
+ compatible = "qcom,qcs404-evb-1000", "qcom,qcs404-evb", "qcom,qcs404";
#address-cells = <2>;
#size-cells = <2>;
diff --git a/Bindings/display/allwinner,sun4i-a10-tcon.yaml b/Bindings/display/allwinner,sun4i-a10-tcon.yaml
index 4a92a4c7dcd7..f8168986a0a9 100644
--- a/Bindings/display/allwinner,sun4i-a10-tcon.yaml
+++ b/Bindings/display/allwinner,sun4i-a10-tcon.yaml
@@ -233,6 +233,7 @@ allOf:
- allwinner,sun8i-a83t-tcon-lcd
- allwinner,sun8i-v3s-tcon
- allwinner,sun9i-a80-tcon-lcd
+ - allwinner,sun20i-d1-tcon-lcd
then:
properties:
@@ -252,6 +253,7 @@ allOf:
- allwinner,sun8i-a83t-tcon-tv
- allwinner,sun8i-r40-tcon-tv
- allwinner,sun9i-a80-tcon-tv
+ - allwinner,sun20i-d1-tcon-tv
then:
properties:
@@ -278,6 +280,7 @@ allOf:
- allwinner,sun9i-a80-tcon-lcd
- allwinner,sun4i-a10-tcon
- allwinner,sun8i-a83t-tcon-lcd
+ - allwinner,sun20i-d1-tcon-lcd
then:
required:
@@ -294,6 +297,7 @@ allOf:
- allwinner,sun8i-a23-tcon
- allwinner,sun8i-a33-tcon
- allwinner,sun8i-a83t-tcon-lcd
+ - allwinner,sun20i-d1-tcon-lcd
then:
properties:
diff --git a/Bindings/display/amlogic,meson-dw-hdmi.yaml b/Bindings/display/amlogic,meson-dw-hdmi.yaml
index 2e208d2fc98f..7cdffdb131ac 100644
--- a/Bindings/display/amlogic,meson-dw-hdmi.yaml
+++ b/Bindings/display/amlogic,meson-dw-hdmi.yaml
@@ -8,7 +8,7 @@ $schema: "http://devicetree.org/meta-schemas/core.yaml#"
title: Amlogic specific extensions to the Synopsys Designware HDMI Controller
maintainers:
- - Neil Armstrong <narmstrong@baylibre.com>
+ - Neil Armstrong <neil.armstrong@linaro.org>
allOf:
- $ref: /schemas/sound/name-prefix.yaml#
diff --git a/Bindings/display/amlogic,meson-vpu.yaml b/Bindings/display/amlogic,meson-vpu.yaml
index 047fd69e0377..6655a93b1874 100644
--- a/Bindings/display/amlogic,meson-vpu.yaml
+++ b/Bindings/display/amlogic,meson-vpu.yaml
@@ -8,7 +8,7 @@ $schema: "http://devicetree.org/meta-schemas/core.yaml#"
title: Amlogic Meson Display Controller
maintainers:
- - Neil Armstrong <narmstrong@baylibre.com>
+ - Neil Armstrong <neil.armstrong@linaro.org>
description: |
The Amlogic Meson Display controller is composed of several components
diff --git a/Bindings/display/arm,pl11x.yaml b/Bindings/display/arm,pl11x.yaml
index b545c6d20325..6cc9045e5c68 100644
--- a/Bindings/display/arm,pl11x.yaml
+++ b/Bindings/display/arm,pl11x.yaml
@@ -159,25 +159,12 @@ examples:
};
panel {
- compatible = "arm,rtsm-display", "panel-dpi";
- power-supply = <&vcc_supply>;
+ compatible = "arm,rtsm-display";
port {
clcd_panel: endpoint {
remote-endpoint = <&clcd_pads>;
};
};
-
- panel-timing {
- clock-frequency = <25175000>;
- hactive = <640>;
- hback-porch = <40>;
- hfront-porch = <24>;
- hsync-len = <96>;
- vactive = <480>;
- vback-porch = <32>;
- vfront-porch = <11>;
- vsync-len = <2>;
- };
};
...
diff --git a/Bindings/display/atmel,lcdc.txt b/Bindings/display/atmel,lcdc.txt
index acb5a0132127..b5e355ada2fa 100644
--- a/Bindings/display/atmel,lcdc.txt
+++ b/Bindings/display/atmel,lcdc.txt
@@ -9,7 +9,6 @@ Required properties:
"atmel,at91sam9g45-lcdc" ,
"atmel,at91sam9g45es-lcdc" ,
"atmel,at91sam9rl-lcdc" ,
- "atmel,at32ap-lcdc"
- reg : Should contain 1 register ranges(address and length).
Can contain an additional register range(address and length)
for fixed framebuffer memory. Useful for dedicated memories.
diff --git a/Bindings/display/bridge/analogix,anx7625.yaml b/Bindings/display/bridge/analogix,anx7625.yaml
index 35a48515836e..4590186c4a0b 100644
--- a/Bindings/display/bridge/analogix,anx7625.yaml
+++ b/Bindings/display/bridge/analogix,anx7625.yaml
@@ -94,7 +94,22 @@ properties:
$ref: /schemas/graph.yaml#/$defs/port-base
unevaluatedProperties: false
description:
- Video port for MIPI DSI input.
+ MIPI DSI/DPI input.
+
+ properties:
+ endpoint:
+ $ref: /schemas/media/video-interfaces.yaml#
+ type: object
+ additionalProperties: false
+
+ properties:
+ remote-endpoint: true
+
+ bus-type:
+ enum: [7]
+ default: 1
+
+ data-lanes: true
port@1:
$ref: /schemas/graph.yaml#/properties/port
@@ -143,6 +158,8 @@ examples:
reg = <0>;
anx7625_in: endpoint {
remote-endpoint = <&mipi_dsi>;
+ bus-type = <7>;
+ data-lanes = <0 1 2 3>;
};
};
diff --git a/Bindings/display/bridge/analogix,anx7814.yaml b/Bindings/display/bridge/analogix,anx7814.yaml
index bce96b5b0db0..4a5e5d9d6f90 100644
--- a/Bindings/display/bridge/analogix,anx7814.yaml
+++ b/Bindings/display/bridge/analogix,anx7814.yaml
@@ -8,7 +8,7 @@ title: Analogix ANX7814 SlimPort (Full-HD Transmitter)
maintainers:
- Andrzej Hajda <andrzej.hajda@intel.com>
- - Neil Armstrong <narmstrong@baylibre.com>
+ - Neil Armstrong <neil.armstrong@linaro.org>
- Robert Foss <robert.foss@linaro.org>
properties:
diff --git a/Bindings/display/bridge/fsl,imx8qxp-ldb.yaml b/Bindings/display/bridge/fsl,imx8qxp-ldb.yaml
new file mode 100644
index 000000000000..94543006f5de
--- /dev/null
+++ b/Bindings/display/bridge/fsl,imx8qxp-ldb.yaml
@@ -0,0 +1,173 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-ldb.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qm/qxp LVDS Display Bridge
+
+maintainers:
+ - Liu Ying <victor.liu@nxp.com>
+
+description: |
+ The Freescale i.MX8qm/qxp LVDS Display Bridge(LDB) has two channels.
+
+ The i.MX8qm/qxp LDB is controlled by Control and Status Registers(CSR) module.
+ The CSR module, as a system controller, contains the LDB's configuration
+ registers.
+
+ For i.MX8qxp LDB, each channel supports up to 24bpp parallel input color
+ format and can map the input to VESA or JEIDA standards. The two channels
+ cannot be used simultaneously, that is to say, the user should pick one of
+ them to use. Two LDB channels from two LDB instances can work together in
+ LDB split mode to support a dual link LVDS display. The channel indexes
+ have to be different. Channel0 outputs odd pixels and channel1 outputs
+ even pixels.
+
+ For i.MX8qm LDB, each channel additionally supports up to 30bpp parallel
+ input color format. The two channels can be used simultaneously, either
+ in dual mode or split mode. In dual mode, the two channels output identical
+ data. In split mode, channel0 outputs odd pixels and channel1 outputs even
+ pixels.
+
+ A side note is that i.MX8qm/qxp LDB is officially called pixel mapper in
+ the SoC reference manuals. The pixel mapper uses logic of LDBs embedded in
+ i.MX6qdl/sx SoCs, i.e., it is essentially based on them. To keep the naming
+ consistency, this binding calls it LDB.
+
+properties:
+ compatible:
+ enum:
+ - fsl,imx8qm-ldb
+ - fsl,imx8qxp-ldb
+
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 0
+
+ clocks:
+ items:
+ - description: pixel clock
+ - description: bypass clock
+
+ clock-names:
+ items:
+ - const: pixel
+ - const: bypass
+
+ power-domains:
+ maxItems: 1
+
+ fsl,companion-ldb:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description: |
+ A phandle which points to companion LDB which is used in LDB split mode.
+
+patternProperties:
+ "^channel@[0-1]$":
+ type: object
+ description: Represents a channel of LDB.
+
+ properties:
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 0
+
+ reg:
+ description: The channel index.
+ enum: [ 0, 1 ]
+
+ phys:
+ description: A phandle to the phy module representing the LVDS PHY.
+ maxItems: 1
+
+ phy-names:
+ const: lvds_phy
+
+ port@0:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Input port of the channel.
+
+ port@1:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Output port of the channel.
+
+ required:
+ - "#address-cells"
+ - "#size-cells"
+ - reg
+ - phys
+ - phy-names
+
+ additionalProperties: false
+
+required:
+ - compatible
+ - "#address-cells"
+ - "#size-cells"
+ - clocks
+ - clock-names
+ - power-domains
+ - channel@0
+ - channel@1
+
+allOf:
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: fsl,imx8qm-ldb
+ then:
+ properties:
+ fsl,companion-ldb: false
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/firmware/imx/rsrc.h>
+ ldb {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,imx8qxp-ldb";
+ clocks = <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_MISC2>,
+ <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_BYPASS>;
+ clock-names = "pixel", "bypass";
+ power-domains = <&pd IMX_SC_R_LVDS_0>;
+
+ channel@0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0>;
+ phys = <&mipi_lvds_0_phy>;
+ phy-names = "lvds_phy";
+
+ port@0 {
+ reg = <0>;
+
+ mipi_lvds_0_ldb_ch0_mipi_lvds_0_pxl2dpi: endpoint {
+ remote-endpoint = <&mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch0>;
+ };
+ };
+ };
+
+ channel@1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <1>;
+ phys = <&mipi_lvds_0_phy>;
+ phy-names = "lvds_phy";
+
+ port@0 {
+ reg = <0>;
+
+ mipi_lvds_0_ldb_ch1_mipi_lvds_0_pxl2dpi: endpoint {
+ remote-endpoint = <&mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch1>;
+ };
+ };
+ };
+ };
diff --git a/Bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml b/Bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml
new file mode 100644
index 000000000000..50bae2122183
--- /dev/null
+++ b/Bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml
@@ -0,0 +1,144 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pixel-combiner.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qm/qxp Pixel Combiner
+
+maintainers:
+ - Liu Ying <victor.liu@nxp.com>
+
+description: |
+ The Freescale i.MX8qm/qxp Pixel Combiner takes two output streams from a
+ single display controller and manipulates the two streams to support a number
+ of modes(bypass, pixel combine, YUV444 to YUV422, split_RGB) configured as
+ either one screen, two screens, or virtual screens. The pixel combiner is
+ also responsible for generating some of the control signals for the pixel link
+ output channel.
+
+properties:
+ compatible:
+ enum:
+ - fsl,imx8qm-pixel-combiner
+ - fsl,imx8qxp-pixel-combiner
+
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 0
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ clock-names:
+ const: apb
+
+ power-domains:
+ maxItems: 1
+
+patternProperties:
+ "^channel@[0-1]$":
+ type: object
+ description: Represents a display stream of pixel combiner.
+
+ properties:
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 0
+
+ reg:
+ description: The display stream index.
+ enum: [ 0, 1 ]
+
+ port@0:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Input endpoint of the display stream.
+
+ port@1:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Output endpoint of the display stream.
+
+ required:
+ - "#address-cells"
+ - "#size-cells"
+ - reg
+ - port@0
+ - port@1
+
+ additionalProperties: false
+
+required:
+ - compatible
+ - "#address-cells"
+ - "#size-cells"
+ - reg
+ - clocks
+ - clock-names
+ - power-domains
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/imx8-lpcg.h>
+ #include <dt-bindings/firmware/imx/rsrc.h>
+ pixel-combiner@56020000 {
+ compatible = "fsl,imx8qxp-pixel-combiner";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x56020000 0x10000>;
+ clocks = <&dc0_pixel_combiner_lpcg IMX_LPCG_CLK_4>;
+ clock-names = "apb";
+ power-domains = <&pd IMX_SC_R_DC_0>;
+
+ channel@0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0>;
+
+ port@0 {
+ reg = <0>;
+
+ dc0_pixel_combiner_ch0_dc0_dpu_disp0: endpoint {
+ remote-endpoint = <&dc0_dpu_disp0_dc0_pixel_combiner_ch0>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+
+ dc0_pixel_combiner_ch0_dc0_pixel_link0: endpoint {
+ remote-endpoint = <&dc0_pixel_link0_dc0_pixel_combiner_ch0>;
+ };
+ };
+ };
+
+ channel@1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <1>;
+
+ port@0 {
+ reg = <0>;
+
+ dc0_pixel_combiner_ch1_dc0_dpu_disp1: endpoint {
+ remote-endpoint = <&dc0_dpu_disp1_dc0_pixel_combiner_ch1>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+
+ dc0_pixel_combiner_ch1_dc0_pixel_link1: endpoint {
+ remote-endpoint = <&dc0_pixel_link1_dc0_pixel_combiner_ch1>;
+ };
+ };
+ };
+ };
diff --git a/Bindings/display/bridge/fsl,imx8qxp-pixel-link.yaml b/Bindings/display/bridge/fsl,imx8qxp-pixel-link.yaml
new file mode 100644
index 000000000000..38ecc7926fad
--- /dev/null
+++ b/Bindings/display/bridge/fsl,imx8qxp-pixel-link.yaml
@@ -0,0 +1,144 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pixel-link.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qm/qxp Display Pixel Link
+
+maintainers:
+ - Liu Ying <victor.liu@nxp.com>
+
+description: |
+ The Freescale i.MX8qm/qxp Display Pixel Link(DPL) forms a standard
+ asynchronous linkage between pixel sources(display controller or
+ camera module) and pixel consumers(imaging or displays).
+ It consists of two distinct functions, a pixel transfer function and a
+ control interface. Multiple pixel channels can exist per one control channel.
+ This binding documentation is only for pixel links whose pixel sources are
+ display controllers.
+
+ The i.MX8qm/qxp Display Pixel Link is accessed via System Controller Unit(SCU)
+ firmware.
+
+properties:
+ compatible:
+ enum:
+ - fsl,imx8qm-dc-pixel-link
+ - fsl,imx8qxp-dc-pixel-link
+
+ fsl,dc-id:
+ $ref: /schemas/types.yaml#/definitions/uint8
+ description: |
+ u8 value representing the display controller index that the pixel link
+ connects to.
+
+ fsl,dc-stream-id:
+ $ref: /schemas/types.yaml#/definitions/uint8
+ description: |
+ u8 value representing the display controller stream index that the pixel
+ link connects to.
+ enum: [0, 1]
+
+ ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ properties:
+ port@0:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: The pixel link input port node from upstream video source.
+
+ patternProperties:
+ "^port@[1-4]$":
+ $ref: /schemas/graph.yaml#/properties/port
+ description: The pixel link output port node to downstream bridge.
+
+ required:
+ - port@0
+ - port@1
+ - port@2
+ - port@3
+ - port@4
+
+allOf:
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: fsl,imx8qxp-dc-pixel-link
+ then:
+ properties:
+ fsl,dc-id:
+ const: 0
+
+ - if:
+ properties:
+ compatible:
+ contains:
+ const: fsl,imx8qm-dc-pixel-link
+ then:
+ properties:
+ fsl,dc-id:
+ enum: [0, 1]
+
+required:
+ - compatible
+ - fsl,dc-id
+ - fsl,dc-stream-id
+ - ports
+
+additionalProperties: false
+
+examples:
+ - |
+ dc0-pixel-link0 {
+ compatible = "fsl,imx8qxp-dc-pixel-link";
+ fsl,dc-id = /bits/ 8 <0>;
+ fsl,dc-stream-id = /bits/ 8 <0>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ /* from dc0 pixel combiner channel0 */
+ port@0 {
+ reg = <0>;
+
+ dc0_pixel_link0_dc0_pixel_combiner_ch0: endpoint {
+ remote-endpoint = <&dc0_pixel_combiner_ch0_dc0_pixel_link0>;
+ };
+ };
+
+ /* to PXL2DPIs in MIPI/LVDS combo subsystems */
+ port@1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <1>;
+
+ dc0_pixel_link0_mipi_lvds_0_pxl2dpi: endpoint@0 {
+ reg = <0>;
+ remote-endpoint = <&mipi_lvds_0_pxl2dpi_dc0_pixel_link0>;
+ };
+
+ dc0_pixel_link0_mipi_lvds_1_pxl2dpi: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&mipi_lvds_1_pxl2dpi_dc0_pixel_link0>;
+ };
+ };
+
+ /* unused */
+ port@2 {
+ reg = <2>;
+ };
+
+ /* unused */
+ port@3 {
+ reg = <3>;
+ };
+
+ /* to imaging subsystem */
+ port@4 {
+ reg = <4>;
+ };
+ };
+ };
diff --git a/Bindings/display/bridge/fsl,imx8qxp-pxl2dpi.yaml b/Bindings/display/bridge/fsl,imx8qxp-pxl2dpi.yaml
new file mode 100644
index 000000000000..e4e77fad05f1
--- /dev/null
+++ b/Bindings/display/bridge/fsl,imx8qxp-pxl2dpi.yaml
@@ -0,0 +1,108 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pxl2dpi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qxp Pixel Link to Display Pixel Interface
+
+maintainers:
+ - Liu Ying <victor.liu@nxp.com>
+
+description: |
+ The Freescale i.MX8qxp Pixel Link to Display Pixel Interface(PXL2DPI)
+ interfaces the pixel link 36-bit data output and the DSI controller’s
+ MIPI-DPI 24-bit data input, and inputs of LVDS Display Bridge(LDB) module
+ used in LVDS mode, to remap the pixel color codings between those modules.
+ This module is purely combinatorial.
+
+ The i.MX8qxp PXL2DPI is controlled by Control and Status Registers(CSR) module.
+ The CSR module, as a system controller, contains the PXL2DPI's configuration
+ register.
+
+properties:
+ compatible:
+ const: fsl,imx8qxp-pxl2dpi
+
+ fsl,sc-resource:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description: The SCU resource ID associated with this PXL2DPI instance.
+
+ power-domains:
+ maxItems: 1
+
+ fsl,companion-pxl2dpi:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description: |
+ A phandle which points to companion PXL2DPI which is used by downstream
+ LVDS Display Bridge(LDB) in split mode.
+
+ ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ properties:
+ port@0:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: The PXL2DPI input port node from pixel link.
+
+ port@1:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: The PXL2DPI output port node to downstream bridge.
+
+ required:
+ - port@0
+ - port@1
+
+required:
+ - compatible
+ - fsl,sc-resource
+ - power-domains
+ - ports
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/firmware/imx/rsrc.h>
+ pxl2dpi {
+ compatible = "fsl,imx8qxp-pxl2dpi";
+ fsl,sc-resource = <IMX_SC_R_MIPI_0>;
+ power-domains = <&pd IMX_SC_R_MIPI_0>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0>;
+
+ mipi_lvds_0_pxl2dpi_dc_pixel_link0: endpoint@0 {
+ reg = <0>;
+ remote-endpoint = <&dc_pixel_link0_mipi_lvds_0_pxl2dpi>;
+ };
+
+ mipi_lvds_0_pxl2dpi_dc_pixel_link1: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&dc_pixel_link1_mipi_lvds_0_pxl2dpi>;
+ };
+ };
+
+ port@1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <1>;
+
+ mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch0: endpoint@0 {
+ reg = <0>;
+ remote-endpoint = <&mipi_lvds_0_ldb_ch0_mipi_lvds_0_pxl2dpi>;
+ };
+
+ mipi_lvds_0_pxl2dpi_mipi_lvds_0_ldb_ch1: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&mipi_lvds_0_ldb_ch1_mipi_lvds_0_pxl2dpi>;
+ };
+ };
+ };
+ };
diff --git a/Bindings/display/bridge/fsl,ldb.yaml b/Bindings/display/bridge/fsl,ldb.yaml
index 77f174eee424..2ebaa43eb62e 100644
--- a/Bindings/display/bridge/fsl,ldb.yaml
+++ b/Bindings/display/bridge/fsl,ldb.yaml
@@ -24,6 +24,15 @@ properties:
clock-names:
const: ldb
+ reg:
+ minItems: 2
+ maxItems: 2
+
+ reg-names:
+ items:
+ - const: ldb
+ - const: lvds
+
ports:
$ref: /schemas/graph.yaml#/properties/ports
@@ -56,10 +65,15 @@ examples:
#include <dt-bindings/clock/imx8mp-clock.h>
blk-ctrl {
- bridge {
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ bridge@5c {
compatible = "fsl,imx8mp-ldb";
clocks = <&clk IMX8MP_CLK_MEDIA_LDB>;
clock-names = "ldb";
+ reg = <0x5c 0x4>, <0x128 0x4>;
+ reg-names = "ldb", "lvds";
ports {
#address-cells = <1>;
diff --git a/Bindings/display/bridge/ingenic,jz4780-hdmi.yaml b/Bindings/display/bridge/ingenic,jz4780-hdmi.yaml
index b8219eab4475..89490fdffeb0 100644
--- a/Bindings/display/bridge/ingenic,jz4780-hdmi.yaml
+++ b/Bindings/display/bridge/ingenic,jz4780-hdmi.yaml
@@ -55,7 +55,6 @@ examples:
compatible = "ingenic,jz4780-dw-hdmi";
reg = <0x10180000 0x8000>;
reg-io-width = <4>;
- ddc-i2c-bus = <&i2c4>;
interrupt-parent = <&intc>;
interrupts = <3>;
clocks = <&cgu JZ4780_CLK_AHB0>, <&cgu JZ4780_CLK_HDMI>;
diff --git a/Bindings/display/bridge/ite,it66121.yaml b/Bindings/display/bridge/ite,it66121.yaml
index c6e81f532215..1b2185be92cd 100644
--- a/Bindings/display/bridge/ite,it66121.yaml
+++ b/Bindings/display/bridge/ite,it66121.yaml
@@ -8,7 +8,7 @@ title: ITE it66121 HDMI bridge Device Tree Bindings
maintainers:
- Phong LE <ple@baylibre.com>
- - Neil Armstrong <narmstrong@baylibre.com>
+ - Neil Armstrong <neil.armstrong@linaro.org>
description: |
The IT66121 is a high-performance and low-power single channel HDMI
diff --git a/Bindings/display/bridge/sil,sii9022.yaml b/Bindings/display/bridge/sil,sii9022.yaml
new file mode 100644
index 000000000000..5a69547ad3d7
--- /dev/null
+++ b/Bindings/display/bridge/sil,sii9022.yaml
@@ -0,0 +1,131 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/sil,sii9022.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Silicon Image sii902x HDMI bridge
+
+maintainers:
+ - Boris Brezillon <bbrezillon@kernel.org>
+
+properties:
+ compatible:
+ oneOf:
+ - items:
+ - enum:
+ - sil,sii9022-cpi # CEC Programming Interface
+ - sil,sii9022-tpi # Transmitter Programming Interface
+ - const: sil,sii9022
+ - const: sil,sii9022
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ maxItems: 1
+ description: Interrupt line used to inform the host about hotplug events.
+
+ reset-gpios:
+ maxItems: 1
+
+ iovcc-supply:
+ description: I/O Supply Voltage (1.8V or 3.3V)
+
+ cvcc12-supply:
+ description: Digital Core Supply Voltage (1.2V)
+
+ '#sound-dai-cells':
+ enum: [ 0, 1 ]
+ description: |
+ <0> if only I2S or S/PDIF pin is wired,
+ <1> if both are wired.
+ HDMI audio is configured only if this property is found.
+ If HDMI audio is configured, the sii902x device becomes an I2S and/or
+ S/PDIF audio codec component (e.g. a digital audio sink), that can be
+ used in configuring full audio devices with simple-card or
+ audio-graph-card bindings. See their binding documents on how to describe
+ the way the
+ sii902x device is connected to the rest of the audio system:
+ Documentation/devicetree/bindings/sound/simple-card.yaml
+ Documentation/devicetree/bindings/sound/audio-graph-card.yaml
+ Note: In case of the audio-graph-card binding the used port index should
+ be 3.
+
+ sil,i2s-data-lanes:
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 1
+ maxItems: 4
+ uniqueItems: true
+ items:
+ enum: [ 0, 1, 2, 3 ]
+ description:
+ Each integer indicates which I2S pin is connected to which audio FIFO.
+ The first integer selects the I2S audio pin for the first audio FIFO#0
+ (HDMI channels 1&2), the second for FIFO#1 (HDMI channels 3&4), and so
+ on. There are 4 FIFOs and 4 I2S pins (SD0 - SD3). Any I2S pin can be
+ connected to any FIFO, but there can be no gaps. E.g. an I2S pin must be
+ mapped to FIFO#0 and FIFO#1 before mapping a channel to FIFO#2. The
+ default value is <0>, describing SD0 pin being routed to HDMI audio
+ FIFO#0.
+
+ clocks:
+ maxItems: 1
+ description: MCLK input. MCLK can be used to produce HDMI audio CTS values.
+
+ clock-names:
+ const: mclk
+
+ ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ properties:
+ port@0:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Parallel RGB input port
+
+ port@1:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: HDMI output port
+
+ port@3:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Sound input port
+
+required:
+ - compatible
+ - reg
+
+additionalProperties: false
+
+examples:
+ - |
+ i2c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ hdmi-bridge@39 {
+ compatible = "sil,sii9022";
+ reg = <0x39>;
+ reset-gpios = <&pioA 1 0>;
+ iovcc-supply = <&v3v3_hdmi>;
+ cvcc12-supply = <&v1v2_hdmi>;
+
+ #sound-dai-cells = <0>;
+ sil,i2s-data-lanes = < 0 1 2 >;
+ clocks = <&mclk>;
+ clock-names = "mclk";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ bridge_in: endpoint {
+ remote-endpoint = <&dc_out>;
+ };
+ };
+ };
+ };
+ };
diff --git a/Bindings/display/bridge/ti,dlpc3433.yaml b/Bindings/display/bridge/ti,dlpc3433.yaml
new file mode 100644
index 000000000000..542193d77cdf
--- /dev/null
+++ b/Bindings/display/bridge/ti,dlpc3433.yaml
@@ -0,0 +1,117 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/ti,dlpc3433.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: TI DLPC3433 MIPI DSI to DMD bridge
+
+maintainers:
+ - Jagan Teki <jagan@amarulasolutions.com>
+ - Christopher Vollo <chris@renewoutreach.org>
+
+description: |
+ TI DLPC3433 is a MIPI DSI based display controller bridge
+ for processing high resolution DMD based projectors.
+
+ It has a flexible configuration of MIPI DSI and DPI signal
+ input that produces a DMD output in RGB565, RGB666, RGB888
+ formats.
+
+ It supports upto 720p resolution with 60 and 120 Hz refresh
+ rates.
+
+properties:
+ compatible:
+ const: ti,dlpc3433
+
+ reg:
+ enum:
+ - 0x1b
+ - 0x1d
+
+ enable-gpios:
+ description: PROJ_ON pin, chip powers up PROJ_ON is high.
+
+ vcc_intf-supply:
+ description: A 1.8V/3.3V supply that power the Host I/O.
+
+ vcc_flsh-supply:
+ description: A 1.8V/3.3V supply that power the Flash I/O.
+
+ ports:
+ $ref: /schemas/graph.yaml#/properties/ports
+
+ properties:
+ port@0:
+ $ref: /schemas/graph.yaml#/$defs/port-base
+ unevaluatedProperties: false
+ description: Video port for MIPI DSI input.
+
+ properties:
+ endpoint:
+ $ref: /schemas/media/video-interfaces.yaml#
+ unevaluatedProperties: false
+
+ properties:
+ data-lanes:
+ description: array of physical DSI data lane indexes.
+ minItems: 1
+ items:
+ - const: 1
+ - const: 2
+ - const: 3
+ - const: 4
+
+ port@1:
+ $ref: /schemas/graph.yaml#/properties/port
+ description: Video port for DMD output.
+
+ required:
+ - port@0
+ - port@1
+
+required:
+ - compatible
+ - reg
+ - enable-gpios
+ - ports
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+
+ i2c1 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ bridge@1b {
+ compatible = "ti,dlpc3433";
+ reg = <0x1b>;
+ enable-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+
+ bridge_in_dsi: endpoint {
+ remote-endpoint = <&dsi_out_bridge>;
+ data-lanes = <1 2 3 4>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+
+ bridge_out_panel: endpoint {
+ remote-endpoint = <&panel_out_bridge>;
+ };
+ };
+ };
+ };
+ };
diff --git a/Bindings/display/fsl,lcdif.yaml b/Bindings/display/fsl,lcdif.yaml
index 900a56cae80e..876015a44a1e 100644
--- a/Bindings/display/fsl,lcdif.yaml
+++ b/Bindings/display/fsl,lcdif.yaml
@@ -20,6 +20,7 @@ properties:
- fsl,imx23-lcdif
- fsl,imx28-lcdif
- fsl,imx6sx-lcdif
+ - fsl,imx8mp-lcdif
- items:
- enum:
- fsl,imx6sl-lcdif
diff --git a/Bindings/display/mediatek/mediatek,dpi.yaml b/Bindings/display/mediatek/mediatek,dpi.yaml
index 77ee1b923991..5bb23e97cf33 100644
--- a/Bindings/display/mediatek/mediatek,dpi.yaml
+++ b/Bindings/display/mediatek/mediatek,dpi.yaml
@@ -4,16 +4,16 @@
$id: http://devicetree.org/schemas/display/mediatek/mediatek,dpi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
-title: mediatek DPI Controller Device Tree Bindings
+title: MediaTek DPI and DP_INTF Controller
maintainers:
- CK Hu <ck.hu@mediatek.com>
- Jitao shi <jitao.shi@mediatek.com>
description: |
- The Mediatek DPI function block is a sink of the display subsystem and
- provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel
- output bus.
+ The MediaTek DPI and DP_INTF function blocks are a sink of the display
+ subsystem and provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a
+ parallel output bus.
properties:
compatible:
@@ -24,6 +24,7 @@ properties:
- mediatek,mt8183-dpi
- mediatek,mt8186-dpi
- mediatek,mt8192-dpi
+ - mediatek,mt8195-dp-intf
reg:
maxItems: 1
@@ -55,7 +56,7 @@ properties:
$ref: /schemas/graph.yaml#/properties/port
description:
Output port node. This port should be connected to the input port of an
- attached HDMI or LVDS encoder chip.
+ attached HDMI, LVDS or DisplayPort encoder chip.
required:
- compatible
diff --git a/Bindings/display/mediatek/mediatek,dsi.yaml b/Bindings/display/mediatek/mediatek,dsi.yaml
new file mode 100644
index 000000000000..b18d6a57c6e1
--- /dev/null
+++ b/Bindings/display/mediatek/mediatek,dsi.yaml
@@ -0,0 +1,116 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dsi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: MediaTek DSI Controller Device Tree Bindings
+
+maintainers:
+ - Chun-Kuang Hu <chunkuang.hu@kernel.org>
+ - Philipp Zabel <p.zabel@pengutronix.de>
+ - Jitao Shi <jitao.shi@mediatek.com>
+ - Xinlei Lee <xinlei.lee@mediatek.com>
+
+description: |
+ The MediaTek DSI function block is a sink of the display subsystem and can
+ drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual-
+ channel output.
+
+allOf:
+ - $ref: /schemas/display/dsi-controller.yaml#
+
+properties:
+ compatible:
+ enum:
+ - mediatek,mt2701-dsi
+ - mediatek,mt7623-dsi
+ - mediatek,mt8167-dsi
+ - mediatek,mt8173-dsi
+ - me