aboutsummaryrefslogtreecommitdiff
path: root/Bindings/mailbox/rockchip-mailbox.txt
diff options
context:
space:
mode:
authorAndrew Turner <andrew@FreeBSD.org>2016-07-27 10:33:45 +0000
committerAndrew Turner <andrew@FreeBSD.org>2016-07-27 10:33:45 +0000
commitc7716441be3a4a48aa7b7cdf69a15625c1cd8ef5 (patch)
tree2a59dacd09463974e72f84b0e05f237b0ba3f57b /Bindings/mailbox/rockchip-mailbox.txt
parent235ad806ee815395bce54dc1b0ce1c06cd29b44a (diff)
downloadsrc-c7716441be3a4a48aa7b7cdf69a15625c1cd8ef5.tar.gz
src-c7716441be3a4a48aa7b7cdf69a15625c1cd8ef5.zip
Import the updated devicetree files fromvendor/device-tree/devicetree-965f3718
Notes
Notes: svn path=/vendor/device-tree/dist/; revision=303380 svn path=/vendor/device-tree/devicetree-965f3718/; revision=303381; tag=vendor/device-tree/devicetree-965f3718
Diffstat (limited to 'Bindings/mailbox/rockchip-mailbox.txt')
-rw-r--r--Bindings/mailbox/rockchip-mailbox.txt32
1 files changed, 32 insertions, 0 deletions
diff --git a/Bindings/mailbox/rockchip-mailbox.txt b/Bindings/mailbox/rockchip-mailbox.txt
new file mode 100644
index 000000000000..b6bb84acf5be
--- /dev/null
+++ b/Bindings/mailbox/rockchip-mailbox.txt
@@ -0,0 +1,32 @@
+Rockchip mailbox
+
+The Rockchip mailbox is used by the Rockchip CPU cores to communicate
+requests to MCU processor.
+
+Refer to ./mailbox.txt for generic information about mailbox device-tree
+bindings.
+
+Required properties:
+
+ - compatible: should be one of the following.
+ - "rockchip,rk3368-mbox" for rk3368
+ - reg: physical base address of the controller and length of memory mapped
+ region.
+ - interrupts: The interrupt number to the cpu. The interrupt specifier format
+ depends on the interrupt controller.
+ - #mbox-cells: Common mailbox binding property to identify the number
+ of cells required for the mailbox specifier. Should be 1
+
+Example:
+--------
+
+/* RK3368 */
+mbox: mbox@ff6b0000 {
+ compatible = "rockchip,rk3368-mailbox";
+ reg = <0x0 0xff6b0000 0x0 0x1000>,
+ interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
+ #mbox-cells = <1>;
+};