aboutsummaryrefslogtreecommitdiff
path: root/release/riscv
diff options
context:
space:
mode:
authorMitchell Horne <mhorne@FreeBSD.org>2020-12-08 00:42:03 +0000
committerMitchell Horne <mhorne@FreeBSD.org>2020-12-08 00:42:03 +0000
commita0b9e2e854027e6ff61fb075a1309dbc71c42b54 (patch)
tree3d81fe9d65ca782b89122cb20b2d9b77909e70e8 /release/riscv
parentd46a2a0013e1b0293d5c25c487f76a22b681072f (diff)
downloadsrc-a0b9e2e854027e6ff61fb075a1309dbc71c42b54.tar.gz
src-a0b9e2e854027e6ff61fb075a1309dbc71c42b54.zip
RISC-V release confs
Add two release flavors for RISC-V. First, the traditional "big-iron" images, capable of generating distribution sets and VM images. Installer images won't be built yet, but can be trivially enabled in the future with the addition of riscv/make-memstick.sh. Second, a GENERICSD embedded image. I've opted for this instead of board-specific SD card images as it allows users to just dd the u-boot they want. The RISC-V hardware ecosystem is still young, so a configuration for e.g. the new PolarFire SoC Icicle Kit would likely see very few users. Reviewed by: gjb Relnotes: yes Differential Revision: https://reviews.freebsd.org/D27045
Notes
Notes: svn path=/head/; revision=368423
Diffstat (limited to 'release/riscv')
-rw-r--r--release/riscv/GENERICSD.conf16
-rw-r--r--release/riscv/riscv64.conf8
2 files changed, 24 insertions, 0 deletions
diff --git a/release/riscv/GENERICSD.conf b/release/riscv/GENERICSD.conf
new file mode 100644
index 000000000000..1cbee0d16900
--- /dev/null
+++ b/release/riscv/GENERICSD.conf
@@ -0,0 +1,16 @@
+#!/bin/sh
+#
+# $FreeBSD$
+#
+
+EMBEDDED_TARGET_ARCH="riscv64"
+EMBEDDED_TARGET="riscv"
+EMBEDDEDBUILD=1
+FAT_SIZE="54m -b 1m"
+FAT_TYPE="16"
+IMAGE_SIZE="3072M"
+KERNEL="GENERIC"
+MD_ARGS="-x 63 -y 255"
+NODOC=1
+PART_SCHEME="GPT"
+export BOARDNAME="GENERICSD"
diff --git a/release/riscv/riscv64.conf b/release/riscv/riscv64.conf
new file mode 100644
index 000000000000..00e8eaacee7e
--- /dev/null
+++ b/release/riscv/riscv64.conf
@@ -0,0 +1,8 @@
+#!/bin/sh
+#
+# $FreeBSD$
+#
+
+TARGET="riscv"
+TARGET_ARCH="riscv64"
+KERNEL="GENERIC"