aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/coretemp
diff options
context:
space:
mode:
authorXin LI <delphij@FreeBSD.org>2011-05-05 19:15:15 +0000
committerXin LI <delphij@FreeBSD.org>2011-05-05 19:15:15 +0000
commit89017932229e6df24b7b82a22ccd2012065912f0 (patch)
treee676a1c2230af0aab4e0ac37c2b882fec9f9b6b2 /sys/dev/coretemp
parent00aa5aab1eadb456a3a072adbb4596dc708d249b (diff)
downloadsrc-89017932229e6df24b7b82a22ccd2012065912f0.tar.gz
src-89017932229e6df24b7b82a22ccd2012065912f0.zip
Detect and set Atom's Tj(max) to 90 if it's not the 45nm D400/D500/N400
series. MFC after: 2 weeks
Notes
Notes: svn path=/head/; revision=221509
Diffstat (limited to 'sys/dev/coretemp')
-rw-r--r--sys/dev/coretemp/coretemp.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/sys/dev/coretemp/coretemp.c b/sys/dev/coretemp/coretemp.c
index 777a591e5f8c..411b9eecf167 100644
--- a/sys/dev/coretemp/coretemp.c
+++ b/sys/dev/coretemp/coretemp.c
@@ -197,6 +197,15 @@ coretemp_attach(device_t dev)
default: /* Unknown stepping */
break;
}
+ } else if (cpu_model == 0x1c) {
+ switch (cpu_stepping) {
+ case 0xa: /* 45nm Atom D400, N400 and D500 series */
+ sc->sc_tjmax = 100;
+ break;
+ default:
+ sc->sc_tjmax = 90;
+ break;
+ }
} else {
/*
* Attempt to get Tj(max) from MSR IA32_TEMPERATURE_TARGET.