diff options
author | Dimitry Andric <dim@FreeBSD.org> | 2014-11-24 09:08:18 +0000 |
---|---|---|
committer | Dimitry Andric <dim@FreeBSD.org> | 2014-11-24 09:08:18 +0000 |
commit | 5ca98fd98791947eba83a1ed3f2c8191ef7afa6c (patch) | |
tree | f5944309621cee4fe0976be6f9ac619b7ebfc4c2 /test/CodeGen/AArch64/arm64-subvector-extend.ll | |
parent | 68bcb7db193e4bc81430063148253d30a791023e (diff) | |
download | src-5ca98fd98791947eba83a1ed3f2c8191ef7afa6c.tar.gz src-5ca98fd98791947eba83a1ed3f2c8191ef7afa6c.zip |
Vendor import of llvm RELEASE_350/final tag r216957 (effectively, 3.5.0 release):vendor/llvm/llvm-release_350-r216957
Notes
Notes:
svn path=/vendor/llvm/dist/; revision=274955
svn path=/vendor/llvm/llvm-release_35-r216957/; revision=274956; tag=vendor/llvm/llvm-release_350-r216957
Diffstat (limited to 'test/CodeGen/AArch64/arm64-subvector-extend.ll')
-rw-r--r-- | test/CodeGen/AArch64/arm64-subvector-extend.ll | 141 |
1 files changed, 141 insertions, 0 deletions
diff --git a/test/CodeGen/AArch64/arm64-subvector-extend.ll b/test/CodeGen/AArch64/arm64-subvector-extend.ll new file mode 100644 index 000000000000..d5a178a9e656 --- /dev/null +++ b/test/CodeGen/AArch64/arm64-subvector-extend.ll @@ -0,0 +1,141 @@ +; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple -asm-verbose=false | FileCheck %s + +; Test efficient codegen of vector extends up from legal type to 128 bit +; and 256 bit vector types. + +;----- +; Vectors of i16. +;----- +define <8 x i16> @func1(<8 x i8> %v0) nounwind { +; CHECK-LABEL: func1: +; CHECK-NEXT: ushll.8h v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <8 x i8> %v0 to <8 x i16> + ret <8 x i16> %r +} + +define <8 x i16> @func2(<8 x i8> %v0) nounwind { +; CHECK-LABEL: func2: +; CHECK-NEXT: sshll.8h v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <8 x i8> %v0 to <8 x i16> + ret <8 x i16> %r +} + +define <16 x i16> @func3(<16 x i8> %v0) nounwind { +; CHECK-LABEL: func3: +; CHECK-NEXT: ushll2.8h v1, v0, #0 +; CHECK-NEXT: ushll.8h v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <16 x i8> %v0 to <16 x i16> + ret <16 x i16> %r +} + +define <16 x i16> @func4(<16 x i8> %v0) nounwind { +; CHECK-LABEL: func4: +; CHECK-NEXT: sshll2.8h v1, v0, #0 +; CHECK-NEXT: sshll.8h v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <16 x i8> %v0 to <16 x i16> + ret <16 x i16> %r +} + +;----- +; Vectors of i32. +;----- + +define <4 x i32> @afunc1(<4 x i16> %v0) nounwind { +; CHECK-LABEL: afunc1: +; CHECK-NEXT: ushll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <4 x i16> %v0 to <4 x i32> + ret <4 x i32> %r +} + +define <4 x i32> @afunc2(<4 x i16> %v0) nounwind { +; CHECK-LABEL: afunc2: +; CHECK-NEXT: sshll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <4 x i16> %v0 to <4 x i32> + ret <4 x i32> %r +} + +define <8 x i32> @afunc3(<8 x i16> %v0) nounwind { +; CHECK-LABEL: afunc3: +; CHECK-NEXT: ushll2.4s v1, v0, #0 +; CHECK-NEXT: ushll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <8 x i16> %v0 to <8 x i32> + ret <8 x i32> %r +} + +define <8 x i32> @afunc4(<8 x i16> %v0) nounwind { +; CHECK-LABEL: afunc4: +; CHECK-NEXT: sshll2.4s v1, v0, #0 +; CHECK-NEXT: sshll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <8 x i16> %v0 to <8 x i32> + ret <8 x i32> %r +} + +define <8 x i32> @bfunc1(<8 x i8> %v0) nounwind { +; CHECK-LABEL: bfunc1: +; CHECK-NEXT: ushll.8h v0, v0, #0 +; CHECK-NEXT: ushll2.4s v1, v0, #0 +; CHECK-NEXT: ushll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <8 x i8> %v0 to <8 x i32> + ret <8 x i32> %r +} + +define <8 x i32> @bfunc2(<8 x i8> %v0) nounwind { +; CHECK-LABEL: bfunc2: +; CHECK-NEXT: sshll.8h v0, v0, #0 +; CHECK-NEXT: sshll2.4s v1, v0, #0 +; CHECK-NEXT: sshll.4s v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <8 x i8> %v0 to <8 x i32> + ret <8 x i32> %r +} + +;----- +; Vectors of i64. +;----- + +define <4 x i64> @zfunc1(<4 x i32> %v0) nounwind { +; CHECK-LABEL: zfunc1: +; CHECK-NEXT: ushll2.2d v1, v0, #0 +; CHECK-NEXT: ushll.2d v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <4 x i32> %v0 to <4 x i64> + ret <4 x i64> %r +} + +define <4 x i64> @zfunc2(<4 x i32> %v0) nounwind { +; CHECK-LABEL: zfunc2: +; CHECK-NEXT: sshll2.2d v1, v0, #0 +; CHECK-NEXT: sshll.2d v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <4 x i32> %v0 to <4 x i64> + ret <4 x i64> %r +} + +define <4 x i64> @bfunc3(<4 x i16> %v0) nounwind { +; CHECK-LABEL: func3: +; CHECK-NEXT: ushll.4s v0, v0, #0 +; CHECK-NEXT: ushll2.2d v1, v0, #0 +; CHECK-NEXT: ushll.2d v0, v0, #0 +; CHECK-NEXT: ret + %r = zext <4 x i16> %v0 to <4 x i64> + ret <4 x i64> %r +} + +define <4 x i64> @cfunc4(<4 x i16> %v0) nounwind { +; CHECK-LABEL: func4: +; CHECK-NEXT: sshll.4s v0, v0, #0 +; CHECK-NEXT: sshll2.2d v1, v0, #0 +; CHECK-NEXT: sshll.2d v0, v0, #0 +; CHECK-NEXT: ret + %r = sext <4 x i16> %v0 to <4 x i64> + ret <4 x i64> %r +} |