aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--.gitignore4
-rw-r--r--Bindings/Makefile2
-rw-r--r--Bindings/arm/altera/socfpga-system.txt12
-rw-r--r--Bindings/arm/amlogic.txt1
-rw-r--r--Bindings/arm/arm-boards4
-rw-r--r--Bindings/arm/atmel-at91.txt1
-rw-r--r--Bindings/arm/atmel-sysregs.txt5
-rw-r--r--Bindings/arm/coresight.txt60
-rw-r--r--Bindings/arm/cpu-capacity.txt12
-rw-r--r--Bindings/arm/cpus.yaml1
-rw-r--r--Bindings/arm/freescale/fsl,scu.txt29
-rw-r--r--Bindings/arm/fsl.yaml36
-rw-r--r--Bindings/arm/intel-ixp4xx.yaml22
-rw-r--r--Bindings/arm/keystone/ti,sci.txt3
-rw-r--r--Bindings/arm/mediatek/mediatek,apmixedsys.txt2
-rw-r--r--Bindings/arm/mediatek/mediatek,audsys.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,camsys.txt22
-rw-r--r--Bindings/arm/mediatek/mediatek,imgsys.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,infracfg.txt2
-rw-r--r--Bindings/arm/mediatek/mediatek,ipu.txt43
-rw-r--r--Bindings/arm/mediatek/mediatek,mcucfg.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,mfgcfg.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,mmsys.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,topckgen.txt2
-rw-r--r--Bindings/arm/mediatek/mediatek,vdecsys.txt1
-rw-r--r--Bindings/arm/mediatek/mediatek,vencsys.txt1
-rw-r--r--Bindings/arm/omap/crossbar.txt2
-rw-r--r--Bindings/arm/omap/omap.txt6
-rw-r--r--Bindings/arm/rockchip.yaml25
-rw-r--r--Bindings/arm/stm32/stm32-syscon.txt2
-rw-r--r--Bindings/arm/sunxi.txt23
-rw-r--r--Bindings/arm/sunxi.yaml807
-rw-r--r--Bindings/arm/sunxi/sunxi-mbus.txt36
-rw-r--r--Bindings/bus/ti-sysc.txt6
-rw-r--r--Bindings/clock/amlogic,axg-audio-clkc.txt3
-rw-r--r--Bindings/clock/at91-clock.txt33
-rw-r--r--Bindings/clock/cirrus,lochnagar.txt93
-rw-r--r--Bindings/clock/milbeaut-clock.yaml73
-rw-r--r--Bindings/clock/qcom,turingcc.txt19
-rw-r--r--Bindings/clock/qoriq-clock.txt5
-rw-r--r--Bindings/clock/samsung,s5pv210-clock.txt2
-rw-r--r--Bindings/clock/sifive/fu540-prci.txt46
-rw-r--r--Bindings/clock/st,stm32-rcc.txt6
-rw-r--r--Bindings/clock/xlnx,zynqmp-clk.txt63
-rw-r--r--Bindings/connector/usb-connector.txt2
-rw-r--r--Bindings/counter/ftm-quaddec.txt18
-rw-r--r--Bindings/counter/stm32-lptimer-cnt.txt (renamed from Bindings/iio/counter/stm32-lptimer-cnt.txt)8
-rw-r--r--Bindings/counter/stm32-timer-cnt.txt31
-rw-r--r--Bindings/display/amlogic,meson-dw-hdmi.txt4
-rw-r--r--Bindings/display/amlogic,meson-vpu.txt9
-rw-r--r--Bindings/display/amlogic,simple-framebuffer.txt33
-rw-r--r--Bindings/display/bridge/ti,tfp410.txt32
-rw-r--r--Bindings/display/msm/gmu.txt10
-rw-r--r--Bindings/display/msm/gpu.txt11
-rw-r--r--Bindings/display/panel/feiyang,fy07024di26a30d.txt20
-rw-r--r--Bindings/display/panel/innolux,p079zca.txt2
-rw-r--r--Bindings/display/panel/innolux,p097pfg.txt2
-rw-r--r--Bindings/display/panel/kingdisplay,kd097d04.txt2
-rw-r--r--Bindings/display/panel/lg,acx467akm-7.txt7
-rw-r--r--Bindings/display/panel/osddisplays,osd070t1718-19ts.txt12
-rw-r--r--Bindings/display/panel/rocktech,jh057n00900.txt18
-rw-r--r--Bindings/display/panel/ronbo,rb070d30.yaml51
-rw-r--r--Bindings/display/panel/tpo,td028ttec1.txt2
-rw-r--r--Bindings/display/rockchip/rockchip,rk3066-hdmi.txt72
-rw-r--r--Bindings/display/simple-framebuffer-sunxi.txt36
-rw-r--r--Bindings/display/simple-framebuffer.txt91
-rw-r--r--Bindings/display/simple-framebuffer.yaml160
-rw-r--r--Bindings/display/ste,mcde.txt104
-rw-r--r--Bindings/dma/adi,axi-dmac.txt4
-rw-r--r--Bindings/dma/fsl-imx-sdma.txt1
-rw-r--r--Bindings/dma/nvidia,tegra210-adma.txt4
-rw-r--r--Bindings/edac/socfpga-eccmgr.txt135
-rw-r--r--Bindings/eeprom/at24.txt1
-rw-r--r--Bindings/fieldbus/arcx,anybus-controller.txt71
-rw-r--r--Bindings/firmware/intel,ixp4xx-network-processing-engine.yaml44
-rw-r--r--Bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt54
-rw-r--r--Bindings/fpga/xlnx,zynqmp-pcap-fpga.txt25
-rw-r--r--Bindings/gnss/u-blox.txt1
-rw-r--r--Bindings/gpio/gpio-pca953x.txt2
-rw-r--r--Bindings/gpu/arm,mali-bifrost.txt92
-rw-r--r--Bindings/gpu/arm,mali-midgard.txt14
-rw-r--r--Bindings/gpu/aspeed-gfx.txt41
-rw-r--r--Bindings/gpu/brcm,bcm-v3d.txt11
-rw-r--r--Bindings/hwmon/cirrus,lochnagar.txt26
-rw-r--r--Bindings/hwmon/g762.txt2
-rw-r--r--Bindings/hwmon/lm75.txt1
-rw-r--r--Bindings/hwmon/pwm-fan.txt23
-rw-r--r--Bindings/i2c/brcm,iproc-i2c.txt17
-rw-r--r--Bindings/i2c/i2c-designware.txt9
-rw-r--r--Bindings/i2c/i2c-mt65xx.txt5
-rw-r--r--Bindings/i2c/i2c-riic.txt5
-rw-r--r--Bindings/i2c/i2c-stm32.txt37
-rw-r--r--Bindings/iio/accel/kionix,kxcjk1013.txt17
-rw-r--r--Bindings/iio/adc/adi,ad7606.txt1
-rw-r--r--Bindings/iio/adc/adi,ad7780.txt48
-rw-r--r--Bindings/iio/adc/amlogic,meson-saradc.txt1
-rw-r--r--Bindings/iio/adc/avia-hx711.txt24
-rw-r--r--Bindings/iio/adc/avia-hx711.yaml66
-rw-r--r--Bindings/iio/adc/imx7d-adc.txt2
-rw-r--r--Bindings/iio/adc/lpc32xx-adc.txt5
-rw-r--r--Bindings/iio/adc/qcom,spmi-vadc.txt1
-rw-r--r--Bindings/iio/adc/ti-ads8344.txt19
-rw-r--r--Bindings/iio/chemical/plantower,pms7003.txt8
-rw-r--r--Bindings/iio/gyroscope/bmg160.txt20
-rw-r--r--Bindings/iio/gyroscope/nxp,fxas21002c.txt31
-rw-r--r--Bindings/iio/imu/adi,adis16480.txt85
-rw-r--r--Bindings/iio/imu/st_lsm6dsx.txt3
-rw-r--r--Bindings/iio/light/vcnl4000.txt24
-rw-r--r--Bindings/iio/pressure/bmp085.txt27
-rw-r--r--Bindings/iio/pressure/bmp085.yaml70
-rw-r--r--Bindings/iio/proximity/devantech-srf04.txt28
-rw-r--r--Bindings/iio/proximity/devantech-srf04.yaml66
-rw-r--r--Bindings/iio/proximity/maxbotix,mb1232.txt29
-rw-r--r--Bindings/iio/st-sensors.txt1
-rw-r--r--Bindings/iio/temperature/max31856.txt24
-rw-r--r--Bindings/iio/temperature/temperature-bindings.txt7
-rw-r--r--Bindings/input/gpio-vibrator.yaml37
-rw-r--r--Bindings/input/lpc32xx-key.txt5
-rw-r--r--Bindings/input/max77650-onkey.txt26
-rw-r--r--Bindings/input/microchip,qt1050.txt78
-rw-r--r--Bindings/input/sun4i-lradc-keys.txt6
-rw-r--r--Bindings/input/touchscreen/goodix.txt3
-rw-r--r--Bindings/input/touchscreen/iqs5xx.txt80
-rw-r--r--Bindings/interconnect/interconnect.txt4
-rw-r--r--Bindings/interrupt-controller/arm,gic.yaml25
-rw-r--r--Bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml54
-rw-r--r--Bindings/interrupt-controller/marvell,odmi-controller.txt2
-rw-r--r--Bindings/interrupt-controller/mediatek,sysirq.txt7
-rw-r--r--Bindings/interrupt-controller/ti,sci-inta.txt66
-rw-r--r--Bindings/interrupt-controller/ti,sci-intr.txt82
-rw-r--r--Bindings/leds/backlight/lm3630a-backlight.yaml129
-rw-r--r--Bindings/leds/irled/spi-ir-led.txt2
-rw-r--r--Bindings/leds/leds-lm3532.txt101
-rw-r--r--Bindings/leds/leds-max77650.txt57
-rw-r--r--Bindings/mailbox/marvell,armada-3700-rwtm-mailbox.txt16
-rw-r--r--Bindings/media/aspeed-video.txt6
-rw-r--r--Bindings/media/cedrus.txt1
-rw-r--r--Bindings/media/i2c/st,st-mipid02.txt82
-rw-r--r--Bindings/media/meson-ao-cec.txt13
-rw-r--r--Bindings/media/rcar_imr.txt31
-rw-r--r--Bindings/media/rcar_vin.txt1
-rw-r--r--Bindings/media/renesas,rcar-csi2.txt4
-rw-r--r--Bindings/memory-controllers/atmel,ebi.txt1
-rw-r--r--Bindings/memory-controllers/fsl/mmdc.txt35
-rw-r--r--Bindings/mfd/atmel-hlcdc.txt1
-rw-r--r--Bindings/mfd/axp20x.txt1
-rw-r--r--Bindings/mfd/cirrus,lochnagar.txt17
-rw-r--r--Bindings/mfd/max77620.txt9
-rw-r--r--Bindings/mfd/max77650.txt46
-rw-r--r--Bindings/mfd/stm32-lptimer.txt2
-rw-r--r--Bindings/mfd/stm32-timers.txt7
-rw-r--r--Bindings/mfd/stmfx.txt28
-rw-r--r--Bindings/mfd/ti-lmu.txt24
-rw-r--r--Bindings/misc/aspeed-p2a-ctrl.txt47
-rw-r--r--Bindings/misc/intel,ixp4xx-queue-manager.yaml49
-rw-r--r--Bindings/mmc/fsl-esdhc.txt1
-rw-r--r--Bindings/mmc/fsl-imx-esdhc.txt1
-rw-r--r--Bindings/mmc/k3-dw-mshc.txt2
-rw-r--r--Bindings/mmc/mmc.txt2
-rw-r--r--Bindings/mmc/mtk-sd.txt2
-rw-r--r--Bindings/mmc/nvidia,tegra20-sdhci.txt1
-rw-r--r--Bindings/mtd/allwinner,sun4i-a10-nand.yaml97
-rw-r--r--Bindings/mtd/amlogic,meson-nand.txt2
-rw-r--r--Bindings/mtd/atmel-nand.txt1
-rw-r--r--Bindings/mtd/brcm,brcmnand.txt6
-rw-r--r--Bindings/mtd/denali-nand.txt40
-rw-r--r--Bindings/mtd/fsmc-nand.txt6
-rw-r--r--Bindings/mtd/gpmc-nand.txt2
-rw-r--r--Bindings/mtd/hisi504-nand.txt2
-rw-r--r--Bindings/mtd/ingenic,jz4780-nand.txt32
-rw-r--r--Bindings/mtd/marvell-nand.txt14
-rw-r--r--Bindings/mtd/mtd-physmap.txt16
-rw-r--r--Bindings/mtd/mxc-nand.txt6
-rw-r--r--Bindings/mtd/nand-controller.yaml143
-rw-r--r--Bindings/mtd/nand.txt75
-rw-r--r--Bindings/mtd/nvidia-tegra20-nand.txt6
-rw-r--r--Bindings/mtd/oxnas-nand.txt2
-rw-r--r--Bindings/mtd/partitions/arm,arm-firmware-suite.txt17
-rw-r--r--Bindings/mtd/partitions/brcm,bcm963xx-cfe-nor-partitions.txt24
-rw-r--r--Bindings/mtd/partitions/brcm,bcm963xx-imagetag.txt45
-rw-r--r--Bindings/mtd/qcom_nandc.txt4
-rw-r--r--Bindings/mtd/samsung-s3c2410.txt6
-rw-r--r--Bindings/mtd/stm32-fmc2-nand.txt6
-rw-r--r--Bindings/mtd/sunxi-nand.txt48
-rw-r--r--Bindings/mtd/tango-nand.txt2
-rw-r--r--Bindings/mtd/vf610-nfc.txt8
-rw-r--r--Bindings/net/altera_tse.txt5
-rw-r--r--Bindings/net/amd-xgbe.txt5
-rw-r--r--Bindings/net/brcm,amac.txt4
-rw-r--r--Bindings/net/can/microchip,mcp251x.txt1
-rw-r--r--Bindings/net/cpsw.txt4
-rw-r--r--Bindings/net/davinci_emac.txt5
-rw-r--r--Bindings/net/dsa/dsa.txt160
-rw-r--r--Bindings/net/dsa/sja1105.txt156
-rw-r--r--Bindings/net/ethernet.txt8
-rw-r--r--Bindings/net/hisilicon-femac.txt4
-rw-r--r--Bindings/net/hisilicon-hix5hd2-gmac.txt4
-rw-r--r--Bindings/net/keystone-netcp.txt10
-rw-r--r--Bindings/net/macb.txt5
-rw-r--r--Bindings/net/marvell-pxa168.txt4
-rw-r--r--Bindings/net/mdio-mux-meson-g12a.txt48
-rw-r--r--Bindings/net/microchip,enc28j60.txt3
-rw-r--r--Bindings/net/microchip,lan78xx.txt5
-rw-r--r--Bindings/net/phy.txt6
-rw-r--r--Bindings/net/qca,qca7000.txt4
-rw-r--r--Bindings/net/qualcomm-bluetooth.txt5
-rw-r--r--Bindings/net/samsung-sxgbe.txt4
-rw-r--r--Bindings/net/snps,dwc-qos-ethernet.txt5
-rw-r--r--Bindings/net/socionext,uniphier-ave4.txt4
-rw-r--r--Bindings/net/socionext-netsec.txt5
-rw-r--r--Bindings/net/wireless/mediatek,mt76.txt5
-rw-r--r--Bindings/net/wireless/qca,ath9k.txt4
-rw-r--r--Bindings/nvmem/allwinner,sunxi-sid.txt3
-rw-r--r--Bindings/nvmem/imx-ocotp.txt4
-rw-r--r--Bindings/nvmem/st,stm32-romem.txt31
-rw-r--r--Bindings/pci/designware-pcie.txt7
-rw-r--r--Bindings/pci/pci-keystone.txt58
-rw-r--r--Bindings/pci/pci.txt50
-rw-r--r--Bindings/phy/brcm,stingray-usb-phy.txt32
-rw-r--r--Bindings/phy/fsl,imx8mq-usb-phy.txt3
-rw-r--r--Bindings/phy/meson-g12a-usb2-phy.txt22
-rw-r--r--Bindings/phy/meson-g12a-usb3-pcie-phy.txt22
-rw-r--r--Bindings/phy/nvidia,tegra124-xusb-padctl.txt9
-rw-r--r--Bindings/phy/phy-hi3660-usb3.txt26
-rw-r--r--Bindings/phy/phy-mtk-ufs.txt38
-rw-r--r--Bindings/phy/qcom-qmp-phy.txt14
-rw-r--r--Bindings/phy/rcar-gen2-phy.txt57
-rw-r--r--Bindings/phy/rcar-gen3-phy-usb2.txt14
-rw-r--r--Bindings/phy/rockchip-emmc-phy.txt8
-rw-r--r--Bindings/phy/ti,phy-am654-serdes.txt82
-rw-r--r--Bindings/pinctrl/bitmain,bm1880-pinctrl.txt98
-rw-r--r--Bindings/pinctrl/cirrus,lochnagar.txt141
-rw-r--r--Bindings/pinctrl/fsl,imx7d-pinctrl.txt6
-rw-r--r--Bindings/pinctrl/pinctrl-mt65xx.txt1
-rw-r--r--Bindings/pinctrl/pinctrl-mt8183.txt132
-rw-r--r--Bindings/pinctrl/pinctrl-stmfx.txt116
-rw-r--r--Bindings/pinctrl/qcom,apq8064-pinctrl.txt2
-rw-r--r--Bindings/pinctrl/qcom,ipq4019-pinctrl.txt2
-rw-r--r--Bindings/pinctrl/qcom,ipq8064-pinctrl.txt2
-rw-r--r--Bindings/pinctrl/qcom,msm8660-pinctrl.txt2
-rw-r--r--Bindings/pinctrl/qcom,msm8974-pinctrl.txt2
-rw-r--r--Bindings/pinctrl/st,stm32-pinctrl.txt2
-rw-r--r--Bindings/power/amlogic,meson-gx-pwrc.txt4
-rw-r--r--Bindings/power/reset/syscon-reboot.txt11
-rw-r--r--Bindings/power/supply/axp20x_usb_power.txt1
-rw-r--r--Bindings/power/supply/gpio-charger.txt8
-rw-r--r--Bindings/power/supply/ingenic,battery.txt31
-rw-r--r--Bindings/power/supply/lt3651-charger.txt (renamed from Bindings/power/supply/ltc3651-charger.txt)10
-rw-r--r--Bindings/power/supply/max77650-charger.txt28
-rw-r--r--Bindings/power/supply/microchip,ucs1002.txt27
-rw-r--r--Bindings/power/supply/olpc_battery.txt2
-rw-r--r--Bindings/pps/pps-gpio.txt7
-rw-r--r--Bindings/pwm/imx-tpm-pwm.txt22
-rw-r--r--Bindings/pwm/pwm-meson.txt3
-rw-r--r--Bindings/pwm/pwm-tiehrpwm.txt1
-rw-r--r--Bindings/regulator/gpio-regulator.txt30
-rw-r--r--Bindings/regulator/st,stm32mp1-pwr-reg.txt43
-rw-r--r--Bindings/reset/hisilicon,hi3660-reset.txt7
-rw-r--r--Bindings/riscv/cpus.yaml170
-rw-r--r--Bindings/riscv/sifive-l2-cache.txt51
-rw-r--r--Bindings/riscv/sifive.yaml25
-rw-r--r--Bindings/rtc/nxp,pcf85063.txt6
-rw-r--r--Bindings/rtc/rtc-aspeed.txt22
-rw-r--r--Bindings/rtc/rtc.txt1
-rw-r--r--Bindings/serial/cdns,uart.txt5
-rw-r--r--Bindings/serial/mtk-uart.txt4
-rw-r--r--Bindings/serial/nxp,sc16is7xx.txt2
-rw-r--r--Bindings/serial/sifive-serial.txt33
-rw-r--r--Bindings/serial/sprd-uart.txt17
-rw-r--r--Bindings/sifive/sifive-blocks-ip-versioning.txt38
-rw-r--r--Bindings/soc/mediatek/pwrap.txt1
-rw-r--r--Bindings/soc/mediatek/scpsys.txt5
-rw-r--r--Bindings/sound/adi,axi-i2s.txt7
-rw-r--r--Bindings/sound/amlogic,axg-fifo.txt4
-rw-r--r--Bindings/sound/amlogic,axg-pdm.txt3
-rw-r--r--Bindings/sound/amlogic,axg-spdifin.txt3
-rw-r--r--Bindings/sound/amlogic,axg-spdifout.txt3
-rw-r--r--Bindings/sound/amlogic,axg-tdm-formatters.txt4
-rw-r--r--Bindings/sound/cirrus,lochnagar.txt39
-rw-r--r--Bindings/sound/cs42l51.txt16
-rw-r--r--Bindings/sound/da7219.txt8
-rw-r--r--Bindings/sound/fsl,audmix.txt50
-rw-r--r--Bindings/sound/mchp-i2s-mcc.txt43
-rw-r--r--Bindings/sound/mt8183-da7219-max98357.txt15
-rw-r--r--Bindings/sound/mt8183-mt6358-ts3a227-max98357.txt15
-rw-r--r--Bindings/sound/renesas,rsnd.txt8
-rw-r--r--Bindings/sound/rockchip,pdm.txt5
-rw-r--r--Bindings/sound/rt5651.txt5
-rw-r--r--Bindings/sound/simple-amplifier.txt2
-rw-r--r--Bindings/sound/simple-card.txt2
-rw-r--r--Bindings/sound/sprd-mcdt.txt19
-rw-r--r--Bindings/spi/fsl-spi.txt4
-rw-r--r--Bindings/spi/nvidia,tegra114-spi.txt20
-rw-r--r--Bindings/spi/sh-msiof.txt1
-rw-r--r--Bindings/spi/snps,dw-apb-ssi.txt10
-rw-r--r--Bindings/spi/spi-fsl-lpspi.txt10
-rw-r--r--Bindings/spi/spi-mt65xx.txt1
-rw-r--r--Bindings/spi/spi-mt7621.txt26
-rw-r--r--Bindings/spi/spi-zynq-qspi.txt25
-rw-r--r--Bindings/thermal/amazon,al-thermal.txt33
-rw-r--r--Bindings/thermal/nvidia,tegra124-soctherm.txt62
-rw-r--r--Bindings/thermal/qcom-tsens.txt14
-rw-r--r--Bindings/thermal/rockchip-thermal.txt1
-rw-r--r--Bindings/thermal/thermal-generic-adc.txt10
-rw-r--r--Bindings/timer/allwinner,sun4i-timer.txt4
-rw-r--r--Bindings/timer/arm,arch_timer_mmio.yaml1
-rw-r--r--Bindings/timer/intel,ixp4xx-timer.yaml42
-rw-r--r--Bindings/timer/mediatek,mtk-timer.txt1
-rw-r--r--Bindings/trivial-devices.yaml4
-rw-r--r--Bindings/ufs/cdns,ufshc.txt5
-rw-r--r--Bindings/ufs/ufs-mediatek.txt43
-rw-r--r--Bindings/ufs/ufs-qcom.txt5
-rw-r--r--Bindings/ufs/ufshcd-pltfrm.txt6
-rw-r--r--Bindings/usb/amlogic,dwc3.txt88
-rw-r--r--Bindings/usb/dwc2.txt7
-rw-r--r--Bindings/usb/generic-ehci.yaml95
-rw-r--r--Bindings/usb/generic-ohci.yaml89
-rw-r--r--Bindings/usb/ingenic,jz4740-musb.txt8
-rw-r--r--Bindings/usb/nvidia,tegra124-xusb.txt4
-rw-r--r--Bindings/usb/renesas_usbhs.txt1
-rw-r--r--Bindings/usb/usb-ehci.txt46
-rw-r--r--Bindings/usb/usb-hcd.txt9
-rw-r--r--Bindings/usb/usb-hcd.yaml25
-rw-r--r--Bindings/usb/usb-ohci.txt35
-rw-r--r--Bindings/usb/usb-xhci.txt1
-rw-r--r--Bindings/usb/usb251xb.txt6
-rw-r--r--Bindings/vendor-prefixes.txt462
-rw-r--r--Bindings/vendor-prefixes.yaml977
-rw-r--r--Bindings/watchdog/fsl-imx-sc-wdt.txt24
-rw-r--r--Bindings/watchdog/mtk-wdt.txt1
-rw-r--r--Bindings/writing-bindings.txt60
-rw-r--r--include/dt-bindings/arm/ux500_pm_domains.h2
-rw-r--r--include/dt-bindings/clock/alphascale,asm9260.h10
-rw-r--r--include/dt-bindings/clock/am3.h10
-rw-r--r--include/dt-bindings/clock/am4.h10
-rw-r--r--include/dt-bindings/clock/at91.h3
-rw-r--r--include/dt-bindings/clock/ath79-clk.h6
-rw-r--r--include/dt-bindings/clock/axg-audio-clkc.h30
-rw-r--r--include/dt-bindings/clock/axis,artpec6-clkctrl.h5
-rw-r--r--include/dt-bindings/clock/clps711x-clock.h6
-rw-r--r--include/dt-bindings/clock/dm814.h10
-rw-r--r--include/dt-bindings/clock/dm816.h10
-rw-r--r--include/dt-bindings/clock/dra7.h10
-rw-r--r--include/dt-bindings/clock/exynos5410.h3
-rw-r--r--include/dt-bindings/clock/g12a-aoclkc.h2
-rw-r--r--include/dt-bindings/clock/g12a-clkc.h7
-rw-r--r--include/dt-bindings/clock/hi3516cv300-clock.h14
-rw-r--r--include/dt-bindings/clock/hi3519-clock.h14
-rw-r--r--include/dt-bindings/clock/hi3620-clock.h16
-rw-r--r--include/dt-bindings/clock/hi3660-clock.h6
-rw-r--r--include/dt-bindings/clock/hi6220-clock.h5
-rw-r--r--include/dt-bindings/clock/hip04-clock.h16
-rw-r--r--include/dt-bindings/clock/histb-clock.h14
-rw-r--r--include/dt-bindings/clock/hix5hd2-clock.h5
-rw-r--r--include/dt-bindings/clock/imx1-clock.h6
-rw-r--r--include/dt-bindings/clock/imx21-clock.h6
-rw-r--r--include/dt-bindings/clock/imx27-clock.h6
-rw-r--r--include/dt-bindings/clock/imx5-clock.h6
-rw-r--r--include/dt-bindings/clock/imx6qdl-clock.h5
-rw-r--r--include/dt-bindings/clock/imx6sl-clock.h6
-rw-r--r--include/dt-bindings/clock/imx6sx-clock.h6
-rw-r--r--include/dt-bindings/clock/imx6ul-clock.h6
-rw-r--r--include/dt-bindings/clock/imx7d-clock.h6
-rw-r--r--include/dt-bindings/clock/imx7ulp-clock.h1
-rw-r--r--include/dt-bindings/clock/jz4725b-cgu.h1
-rw-r--r--include/dt-bindings/clock/lsi,axm5516-clks.h5
-rw-r--r--include/dt-bindings/clock/maxim,max77620.h5
-rw-r--r--include/dt-bindings/clock/maxim,max9485.h6
-rw-r--r--include/dt-bindings/clock/meson8b-clkc.h6
-rw-r--r--include/dt-bindings/clock/microchip,pic32-clock.h10
-rw-r--r--include/dt-bindings/clock/mt2701-clk.h10
-rw-r--r--include/dt-bindings/clock/mt2712-clk.h10
-rw-r--r--include/dt-bindings/clock/mt6797-clk.h10
-rw-r--r--include/dt-bindings/clock/mt7622-clk.h10
-rw-r--r--include/dt-bindings/clock/mt8135-clk.h10
-rw-r--r--include/dt-bindings/clock/mt8173-clk.h10
-rw-r--r--include/dt-bindings/clock/mt8183-clk.h422
-rw-r--r--include/dt-bindings/clock/mt8516-clk.h211
-rw-r--r--include/dt-bindings/clock/omap4.h10
-rw-r--r--include/dt-bindings/clock/omap5.h10
-rw-r--r--include/dt-bindings/clock/oxsemi,ox810se.h13
-rw-r--r--include/dt-bindings/clock/oxsemi,ox820.h13
-rw-r--r--include/dt-bindings/clock/pistachio-clk.h5
-rw-r--r--include/dt-bindings/clock/pxa-clock.h6
-rw-r--r--include/dt-bindings/clock/qcom,gcc-apq8084.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-ipq806x.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-ipq8074.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-mdm9615.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8660.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8916.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8960.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8974.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8994.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8996.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-msm8998.h10
-rw-r--r--include/dt-bindings/clock/qcom,gcc-qcs404.h5
-rw-r--r--include/dt-bindings/clock/qcom,lcc-ipq806x.h10
-rw-r--r--include/dt-bindings/clock/qcom,lcc-mdm9615.h10
-rw-r--r--include/dt-bindings/clock/qcom,lcc-msm8960.h10
-rw-r--r--include/dt-bindings/clock/qcom,mmcc-apq8084.h10
-rw-r--r--include/dt-bindings/clock/qcom,mmcc-msm8960.h10
-rw-r--r--include/dt-bindings/clock/qcom,mmcc-msm8974.h10
-rw-r--r--include/dt-bindings/clock/qcom,mmcc-msm8996.h10
-rw-r--r--include/dt-bindings/clock/qcom,rpmcc.h10
-rw-r--r--include/dt-bindings/clock/qcom,turingcc-qcs404.h15
-rw-r--r--include/dt-bindings/clock/r8a73a4-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7740-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7778-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7779-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7790-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7791-clock.h6
-rw-r--r--include/dt-bindings/clock/r8a7792-clock.h6
-rw-r--r--include/dt-bindings/clock/rk3036-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3066a-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3128-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3188-cru-common.h11
-rw-r--r--include/dt-bindings/clock/rk3188-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3228-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3288-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3328-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3368-cru.h11
-rw-r--r--include/dt-bindings/clock/rk3399-cru.h11
-rw-r--r--include/dt-bindings/clock/rv1108-cru.h11
-rw-r--r--include/dt-bindings/clock/s5pv210-audss.h5
-rw-r--r--include/dt-bindings/clock/s5pv210.h5
-rw-r--r--include/dt-bindings/clock/sh73a0-clock.h6
-rw-r--r--include/dt-bindings/clock/sifive-fu540-prci.h2
-rw-r--r--include/dt-bindings/clock/stm32fx-clock.h9
-rw-r--r--include/dt-bindings/clock/sun5i-ccu.h13
-rw-r--r--include/dt-bindings/clock/vf610-clock.h6
-rw-r--r--include/dt-bindings/clock/xlnx-zynqmp-clk.h (renamed from include/dt-bindings/clock/xlnx,zynqmp-clk.h)26
-rw-r--r--include/dt-bindings/clock/zx296702-clock.h5
-rw-r--r--include/dt-bindings/clock/zx296718-clock.h5
-rw-r--r--include/dt-bindings/dma/at91.h3
-rw-r--r--include/dt-bindings/dma/nbpfaxi.h5
-rw-r--r--include/dt-bindings/firmware/imx/rsrc.h25
-rw-r--r--include/dt-bindings/gpio/meson-gxbb-gpio.h8
-rw-r--r--include/dt-bindings/gpio/meson-gxl-gpio.h8
-rw-r--r--include/dt-bindings/gpio/meson8-gpio.h8
-rw-r--r--include/dt-bindings/gpio/meson8b-gpio.h8
-rw-r--r--include/dt-bindings/i2c/i2c.h3
-rw-r--r--include/dt-bindings/iio/temperature/thermocouple.h16
-rw-r--r--include/dt-bindings/input/linux-event-codes.h1
-rw-r--r--include/dt-bindings/input/ti-drv260x.h10
-rw-r--r--include/dt-bindings/interrupt-controller/irq-st.h5
-rw-r--r--include/dt-bindings/media/omap3-isp.h10
-rw-r--r--include/dt-bindings/media/tvp5150.h14
-rw-r--r--include/dt-bindings/memory/mt2701-larb-port.h10
-rw-r--r--include/dt-bindings/memory/mt8173-larb-port.h10
-rw-r--r--include/dt-bindings/mfd/arizona.h5
-rw-r--r--include/dt-bindings/mfd/atmel-flexcom.h13
-rw-r--r--include/dt-bindings/mips/lantiq_rcu_gphy.h4
-rw-r--r--include/dt-bindings/net/ti-dp83867.h10
-rw-r--r--include/dt-bindings/phy/phy-am654-serdes.h13
-rw-r--r--include/dt-bindings/phy/phy-pistachio-usb.h5
-rw-r--r--include/dt-bindings/phy/phy.h2
-rw-r--r--include/dt-bindings/pinctrl/am33xx.h130
-rw-r--r--include/dt-bindings/pinctrl/at91.h3
-rw-r--r--include/dt-bindings/pinctrl/dra.h5
-rw-r--r--include/dt-bindings/pinctrl/mt65xx.h10
-rw-r--r--include/dt-bindings/pinctrl/nomadik.h2
-rw-r--r--include/dt-bindings/pinctrl/omap.h1
-rw-r--r--include/dt-bindings/pinctrl/pinctrl-tegra.h10
-rw-r--r--include/dt-bindings/pinctrl/rockchip.h11
-rw-r--r--include/dt-bindings/pinctrl/stm32-pinfunc.h6
-rw-r--r--include/dt-bindings/power/imx7-power.h5
-rw-r--r--include/dt-bindings/power/mt2701-power.h10
-rw-r--r--include/dt-bindings/power/mt2712-power.h10
-rw-r--r--include/dt-bindings/power/mt7622-power.h10
-rw-r--r--include/dt-bindings/power/r8a7743-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7745-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7779-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7790-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7791-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7792-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7793-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7794-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7795-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a7796-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a77965-sysc.h1
-rw-r--r--include/dt-bindings/power/r8a77970-sysc.h5
-rw-r--r--include/dt-bindings/power/r8a77995-sysc.h5
-rw-r--r--include/dt-bindings/power/tegra186-powergate.h13
-rw-r--r--include/dt-bindings/reset/altr,rst-mgr-a10.h10
-rw-r--r--include/dt-bindings/reset/altr,rst-mgr-a10sr.h13
-rw-r--r--include/dt-bindings/reset/altr,rst-mgr-s10.h13
-rw-r--r--include/dt-bindings/reset/altr,rst-mgr.h10
-rw-r--r--include/dt-bindings/reset/imx7-reset.h13
-rw-r--r--include/dt-bindings/reset/mt2701-resets.h10
-rw-r--r--include/dt-bindings/reset/mt7622-reset.h10
-rw-r--r--include/dt-bindings/reset/mt8135-resets.h10
-rw-r--r--include/dt-bindings/reset/mt8173-resets.h10
-rw-r--r--include/dt-bindings/reset/oxsemi,ox810se.h13
-rw-r--r--include/dt-bindings/reset/oxsemi,ox820.h13
-rw-r--r--include/dt-bindings/reset/qcom,gcc-apq8084.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-ipq806x.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-mdm9615.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-msm8660.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-msm8916.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-msm8960.h10
-rw-r--r--include/dt-bindings/reset/qcom,gcc-msm8974.h10
-rw-r--r--include/dt-bindings/reset/qcom,mmcc-apq8084.h10
-rw-r--r--include/dt-bindings/reset/qcom,mmcc-msm8960.h10
-rw-r--r--include/dt-bindings/reset/qcom,mmcc-msm8974.h10
-rw-r--r--include/dt-bindings/reset/sun5i-ccu.h11
-rw-r--r--include/dt-bindings/reset/tegra186-reset.h13
-rw-r--r--include/dt-bindings/reset/ti-syscon.h11
-rw-r--r--include/dt-bindings/soc/qcom,gsbi.h10
-rw-r--r--include/dt-bindings/soc/zte,pm_domains.h2
-rw-r--r--include/dt-bindings/sound/cs42l42.h6
-rw-r--r--include/dt-bindings/spmi/spmi.h10
-rw-r--r--include/dt-bindings/thermal/tegra124-soctherm.h8
-rw-r--r--include/dt-bindings/thermal/thermal.h3
-rw-r--r--src/arc/abilis_tb100.dtsi14
-rw-r--r--src/arc/abilis_tb100_dvk.dts14
-rw-r--r--src/arc/abilis_tb101.dtsi14
-rw-r--r--src/arc/abilis_tb101_dvk.dts14
-rw-r--r--src/arc/abilis_tb10x.dtsi14
-rw-r--r--src/arc/axc001.dtsi5
-rw-r--r--src/arc/axc003.dtsi5
-rw-r--r--src/arc/axc003_idu.dtsi5
-rw-r--r--src/arc/axs101.dts5
-rw-r--r--src/arc/axs103.dts5
-rw-r--r--src/arc/axs103_idu.dts5
-rw-r--r--src/arc/axs10x_mb.dtsi5
-rw-r--r--src/arc/eznps.dts13
-rw-r--r--src/arc/haps_hs.dts5
-rw-r--r--src/arc/haps_hs_idu.dts5
-rw-r--r--src/arc/hsdk.dts50
-rw-r--r--src/arc/nsim_700.dts5
-rw-r--r--src/arc/nsim_hs.dts5
-rw-r--r--src/arc/nsim_hs_idu.dts5
-rw-r--r--src/arc/nsimosci.dts5
-rw-r--r--src/arc/nsimosci_hs.dts5
-rw-r--r--src/arc/nsimosci_hs_idu.dts5
-rw-r--r--src/arc/skeleton.dtsi5
-rw-r--r--src/arc/skeleton_hs.dtsi5
-rw-r--r--src/arc/skeleton_hs_idu.dtsi5
-rw-r--r--src/arc/vdk_axc003.dtsi5
-rw-r--r--src/arc/vdk_axc003_idu.dtsi5
-rw-r--r--src/arc/vdk_axs10x_mb.dtsi5
-rw-r--r--src/arc/vdk_hs38.dts5
-rw-r--r--src/arc/vdk_hs38_smp.dts5
-rw-r--r--src/arm/aks-cdu.dts3
-rw-r--r--src/arm/am335x-baltos-ir2110.dts21
-rw-r--r--src/arm/am335x-baltos-ir3220.dts43
-rw-r--r--src/arm/am335x-baltos-ir5221.dts47
-rw-r--r--src/arm/am335x-baltos-leds.dtsi11
-rw-r--r--src/arm/am335x-baltos.dtsi145
-rw-r--r--src/arm/am335x-base0033.dts53
-rw-r--r--src/arm/am335x-bone-common.dtsi121
-rw-r--r--src/arm/am335x-bone.dts5
-rw-r--r--src/arm/am335x-boneblack-common.dtsi59
-rw-r--r--src/arm/am335x-boneblack-wireless.dts33
-rw-r--r--src/arm/am335x-boneblack.dts5
-rw-r--r--src/arm/am335x-boneblue.dts109
-rw-r--r--src/arm/am335x-bonegreen-common.dtsi9
-rw-r--r--src/arm/am335x-bonegreen-wireless.dts33
-rw-r--r--src/arm/am335x-bonegreen.dts5
-rw-r--r--src/arm/am335x-chiliboard.dts71
-rw-r--r--src/arm/am335x-chilisom.dtsi39
-rw-r--r--src/arm/am335x-cm-t335.dts195
-rw-r--r--src/arm/am335x-evm.dts239
-rw-r--r--src/arm/am335x-evmsk.dts297
-rw-r--r--src/arm/am335x-icev2.dts121
-rw-r--r--src/arm/am335x-igep0033.dtsi45
-rw-r--r--src/arm/am335x-lxm.dts125
-rw-r--r--src/arm/am335x-moxa-uc-2100-common.dtsi42
-rw-r--r--src/arm/am335x-moxa-uc-2101.dts24
-rw-r--r--src/arm/am335x-moxa-uc-8100-me-t.dts121
-rw-r--r--src/arm/am335x-nano.dts145
-rw-r--r--src/arm/am335x-osd3358-sm-red.dts168
-rw-r--r--src/arm/am335x-osd335x-common.dtsi4
-rw-r--r--src/arm/am335x-pcm-953.dtsi81
-rw-r--r--src/arm/am335x-pdu001.dts170
-rw-r--r--src/arm/am335x-pepper.dts205
-rw-r--r--src/arm/am335x-phycore-rdk.dts5
-rw-r--r--src/arm/am335x-phycore-som.dtsi65
-rw-r--r--src/arm/am335x-pocketbeagle.dts56
-rw-r--r--src/arm/am335x-sancloud-bbe.dts67
-rw-r--r--src/arm/am335x-sbc-t335.dts157
-rw-r--r--src/arm/am335x-shc.dts226
-rw-r--r--src/arm/am335x-sl50.dts213
-rw-r--r--src/arm/am335x-wega-rdk.dts5
-rw-r--r--src/arm/am335x-wega.dtsi75
-rw-r--r--src/arm/am33xx-clocks.dtsi5
-rw-r--r--src/arm/am33xx-l4.dtsi14
-rw-r--r--src/arm/am3517-craneboard.dts5
-rw-r--r--src/arm/am3517-evm-ui.dtsi5
-rw-r--r--src/arm/am3517-evm.dts5
-rw-r--r--src/arm/am3517-som.dtsi5
-rw-r--r--src/arm/am3517_mt_ventoux.dts5
-rw-r--r--src/arm/am35xx-clocks.dtsi5
-rw-r--r--src/arm/am437x-cm-t43.dts5
-rw-r--r--src/arm/am437x-gp-evm.dts5
-rw-r--r--src/arm/am437x-idk-evm.dts5
-rw-r--r--src/arm/am437x-l4.dtsi4
-rw-r--r--src/arm/am437x-sbc-t43.dts5
-rw-r--r--src/arm/am437x-sk-evm.dts5
-rw-r--r--src/arm/am43x-epos-evm.dts16
-rw-r--r--src/arm/am43xx-clocks.dtsi5
-rw-r--r--src/arm/am5718.dtsi32
-rw-r--r--src/arm/am571x-idk.dts7
-rw-r--r--src/arm/am5728.dtsi33
-rw-r--r--src/arm/am572x-idk.dts10
-rw-r--r--src/arm/am5748.dtsi33
-rw-r--r--src/arm/am574x-idk.dts4
-rw-r--r--src/arm/am57xx-beagle-x15-common.dtsi7
-rw-r--r--src/arm/am57xx-beagle-x15-revb1.dts5
-rw-r--r--src/arm/am57xx-beagle-x15-revc.dts5
-rw-r--r--src/arm/am57xx-beagle-x15.dts5
-rw-r--r--src/arm/am57xx-cl-som-am57x.dts7
-rw-r--r--src/arm/am57xx-idk-common.dtsi6
-rw-r--r--src/arm/am57xx-sbc-am57x.dts5
-rw-r--r--src/arm/animeo_ip.dts3
-rw-r--r--src/arm/armada-38x.dtsi2
-rw-r--r--src/arm/armada-xp-98dx3236.dtsi8
-rw-r--r--src/arm/aspeed-ast2500-evb.dts21
-rw-r--r--src/arm/aspeed-bmc-facebook-cmm.dts6
-rw-r--r--src/arm/aspeed-bmc-facebook-tiogapass.dts5
-rw-r--r--src/arm/aspeed-bmc-opp-palmetto.dts4
-rw-r--r--src/arm/aspeed-bmc-opp-romulus.dts8
-rw-r--r--src/arm/aspeed-bmc-opp-witherspoon.dts52
-rw-r--r--src/arm/aspeed-g4.dtsi6
-rw-r--r--src/arm/aspeed-g5.dtsi20
-rw-r--r--src/arm/at91-ariag25.dts3
-rw-r--r--src/arm/at91-cosino.dtsi3
-rw-r--r--src/arm/at91-cosino_mega2560.dts3
-rw-r--r--src/arm/at91-foxg20.dts3
-rw-r--r--src/arm/at91-kizbox.dts3
-rw-r--r--src/arm/at91-kizbox2.dts3
-rw-r--r--src/arm/at91-kizboxmini.dts3
-rw-r--r--src/arm/at91-linea.dtsi3
-rw-r--r--src/arm/at91-qil_a9260.dts3
-rw-r--r--src/arm/at91-sam9_l9260.dts3
-rw-r--r--src/arm/at91-sama5d27_som1.dtsi39
-rw-r--r--src/arm/at91-sama5d27_som1_ek.dts39
-rw-r--r--src/arm/at91-sama5d2_xplained.dts93
-rw-r--r--src/arm/at91-sama5d3_xplained.dts3
-rw-r--r--src/arm/at91-sama5d4_ma5d4.dtsi8
-rw-r--r--src/arm/at91-sama5d4_ma5d4evk.dts8
-rw-r--r--src/arm/at91-sama5d4_xplained.dts39
-rw-r--r--src/arm/at91-sama5d4ek.dts39
-rw-r--r--src/arm/at91-tse850-3.dts3
-rw-r--r--src/arm/at91-vinco.dts39
-rw-r--r--src/arm/at91rm9200.dtsi3
-rw-r--r--src/arm/at91rm9200_pqfp.dtsi3
-rw-r--r--src/arm/at91rm9200ek.dts3
-rw-r--r--src/arm/at91sam9260.dtsi3
-rw-r--r--src/arm/at91sam9260ek.dts39
-rw-r--r--src/arm/at91sam9261.dtsi3
-rw-r--r--src/arm/at91sam9261ek.dts3
-rw-r--r--src/arm/at91sam9263.dtsi3
-rw-r--r--src/arm/at91sam9263ek.dts3
-rw-r--r--src/arm/at91sam9g15.dtsi3
-rw-r--r--src/arm/at91sam9g15ek.dts3
-rw-r--r--src/arm/at91sam9g20.dtsi3
-rw-r--r--src/arm/at91sam9g20ek.dts3
-rw-r--r--src/arm/at91sam9g20ek_2mmc.dts3
-rw-r--r--src/arm/at91sam9g20ek_common.dtsi3
-rw-r--r--src/arm/at91sam9g25.dtsi3
-rw-r--r--src/arm/at91sam9g25ek.dts3
-rw-r--r--src/arm/at91sam9g35.dtsi3
-rw-r--r--src/arm/at91sam9g35ek.dts3
-rw-r--r--src/arm/at91sam9g45.dtsi3
-rw-r--r--src/arm/at91sam9m10g45ek.dts3
-rw-r--r--src/arm/at91sam9n12.dtsi3
-rw-r--r--src/arm/at91sam9n12ek.dts3
-rw-r--r--src/arm/at91sam9rl.dtsi3
-rw-r--r--src/arm/at91sam9rlek.dts3
-rw-r--r--src/arm/at91sam9x25.dtsi3
-rw-r--r--src/arm/at91sam9x25ek.dts3
-rw-r--r--src/arm/at91sam9x35.dtsi3
-rw-r--r--src/arm/at91sam9x35ek.dts3
-rw-r--r--src/arm/at91sam9x5.dtsi3
-rw-r--r--src/arm/at91sam9x5_can.dtsi3
-rw-r--r--src/arm/at91sam9x5_isi.dtsi3
-rw-r--r--src/arm/at91sam9x5_lcd.dtsi3
-rw-r--r--src/arm/at91sam9x5_macb0.dtsi3
-rw-r--r--src/arm/at91sam9x5_macb1.dtsi3
-rw-r--r--src/arm/at91sam9x5_usart3.dtsi3
-rw-r--r--src/arm/at91sam9x5cm.dtsi3
-rw-r--r--src/arm/at91sam9x5dm.dtsi3
-rw-r--r--src/arm/at91sam9x5ek.dtsi3
-rw-r--r--src/arm/at91sam9xe.dtsi39
-rw-r--r--src/arm/atlas6-evb.dts3
-rw-r--r--src/arm/atlas6.dtsi3
-rw-r--r--src/arm/atlas7-evb.dts3
-rw-r--r--src/arm/atlas7.dtsi3
-rw-r--r--src/arm/axm5516-amarillo.dts6
-rw-r--r--src/arm/axm5516-cpus.dtsi6
-rw-r--r--src/arm/axm55xx.dtsi6
-rw-r--r--src/arm/axp81x.dtsi4
-rw-r--r--src/arm/bcm4708-asus-rt-ac56u.dts1
-rw-r--r--src/arm/bcm4708-asus-rt-ac68u.dts1
-rw-r--r--src/arm/bcm4708-buffalo-wzr-1750dhp.dts1
-rw-r--r--src/arm/bcm4708-linksys-ea6300-v1.dts1
-rw-r--r--src/arm/bcm4708-linksys-ea6500-v2.dts1
-rw-r--r--src/arm/bcm4708-luxul-xap-1510.dts1
-rw-r--r--src/arm/bcm4708-luxul-xwc-1000.dts1
-rw-r--r--src/arm/bcm4708-netgear-r6250.dts1
-rw-r--r--src/arm/bcm4708-netgear-r6300-v2.dts1
-rw-r--r--src/arm/bcm4708-smartrg-sr400ac.dts1
-rw-r--r--src/arm/bcm4709-asus-rt-ac87u.dts1
-rw-r--r--src/arm/bcm4709-buffalo-wxr-1900dhp.dts1
-rw-r--r--src/arm/bcm4709-linksys-ea9200.dts1
-rw-r--r--src/arm/bcm4709-netgear-r7000.dts1
-rw-r--r--src/arm/bcm4709-netgear-r8000.dts1
-rw-r--r--src/arm/bcm4709-tplink-archer-c9-v1.dts1
-rw-r--r--src/arm/bcm47094-phicomm-k3.dts1
-rw-r--r--src/arm/bcm59056.dtsi6
-rw-r--r--src/arm/bcm94708.dts1
-rw-r--r--src/arm/bcm94709.dts1
-rw-r--r--src/arm/bcm963138dvt.dts1
-rw-r--r--src/arm/compulab-sb-som.dtsi5
-rw-r--r--src/arm/cros-adc-thermistors.dtsi5
-rw-r--r--src/arm/cros-ec-keyboard.dtsi5
-rw-r--r--src/arm/da850-enbw-cmc.dts6
-rw-r--r--src/arm/da850-evm.dts5
-rw-r--r--src/arm/da850-lcdk.dts3
-rw-r--r--src/arm/da850-lego-ev3.dts5
-rw-r--r--src/arm/da850.dtsi6
-rw-r--r--src/arm/dm8148-evm.dts6
-rw-r--r--src/arm/dm8148-t410.dts6
-rw-r--r--src/arm/dm814x-clocks.dtsi6
-rw-r--r--src/arm/dm8168-evm.dts6
-rw-r--r--src/arm/dm816x-clocks.dtsi6
-rw-r--r--src/arm/dra62x-clocks.dtsi6
-rw-r--r--src/arm/dra62x-j5eco-evm.dts6
-rw-r--r--src/arm/dra7-evm-common.dtsi5
-rw-r--r--src/arm/dra7-evm.dts5
-rw-r--r--src/arm/dra7-l4.dtsi10
-rw-r--r--src/arm/dra7.dtsi6
-rw-r--r--src/arm/dra71-evm.dts7
-rw-r--r--src/arm/dra71x.dtsi17
-rw-r--r--src/arm/dra72-evm-common.dtsi5
-rw-r--r--src/arm/dra72-evm-revc.dts5
-rw-r--r--src/arm/dra72-evm-tps65917.dtsi5
-rw-r--r--src/arm/dra72-evm.dts5
-rw-r--r--src/arm/dra72x.dtsi8
-rw-r--r--src/arm/dra74x.dtsi4
-rw-r--r--src/arm/dra76-evm.dts5
-rw-r--r--src/arm/dra76x-mmc-iodelay.dtsi40
-rw-r--r--src/arm/dra76x.dtsi13
-rw-r--r--src/arm/dra7xx-clocks.dtsi5
-rw-r--r--src/arm/ecx-2000.dts13
-rw-r--r--src/arm/ecx-common.dtsi13
-rw-r--r--src/arm/emev2-kzm9d.dts2
-rw-r--r--src/arm/ep7209.dtsi6
-rw-r--r--src/arm/ep7211-edb7211.dts6
-rw-r--r--src/arm/ep7211.dtsi6
-rw-r--r--src/arm/ethernut5.dts3
-rw-r--r--src/arm/evk-pro3.dts3
-rw-r--r--src/arm/exynos3250.dtsi72
-rw-r--r--src/arm/exynos4.dtsi14
-rw-r--r--src/arm/exynos4210-origen.dts4
-rw-r--r--src/arm/exynos4210-smdkv310.dts4
-rw-r--r--src/arm/exynos4210-trats.dts4
-rw-r--r--src/arm/exynos4210-universal_c210.dts21
-rw-r--r--src/arm/exynos4412-odroidu3.dts7
-rw-r--r--src/arm/exynos4412-origen.dts3
-rw-r--r--src/arm/exynos4412-smdk4412.dts4
-rw-r--r--src/arm/exynos4412-trats2.dts3
-rw-r--r--src/arm/exynos4412.dtsi2
-rw-r--r--src/arm/exynos5250-smdk5250.dts3
-rw-r--r--src/arm/exynos5250.dtsi40
-rw-r--r--src/arm/exynos5260-pinctrl.dtsi16
-rw-r--r--src/arm/exynos5260-xyref5260.dts2
-rw-r--r--src/arm/exynos5260.dtsi82
-rw-r--r--src/arm/exynos5410-odroidxu.dts2
-rw-r--r--src/arm/exynos5410-smdk5410.dts2
-rw-r--r--src/arm/exynos5420-arndale-octa.dts364
-rw-r--r--src/arm/exynos5420-smdk5420.dts3
-rw-r--r--src/arm/exynos5420.dtsi2
-rw-r--r--src/arm/exynos5422-odroidxu3-audio.dtsi5
-rw-r--r--src/arm/exynos5422-odroidxu3-common.dtsi2
-rw-r--r--src/arm/exynos54xx.dtsi38
-rw-r--r--src/arm/ge863-pro3.dtsi3
-rw-r--r--src/arm/gemini-dlink-dir-685.dts84
-rw-r--r--src/arm/gemini-dlink-dns-313.dts2
-rw-r--r--src/arm/hi3519-demb.dts15
-rw-r--r--src/arm/hi3519.dtsi15
-rw-r--r--src/arm/hi3620-hi4511.dts5
-rw-r--r--src/arm/hi3620.dtsi5
-rw-r--r--src/arm/highbank.dts13
-rw-r--r--src/arm/hip01-ca9x2.dts5
-rw-r--r--src/arm/hip01.dtsi5
-rw-r--r--src/arm/hip04-d01.dts5
-rw-r--r--src/arm/hip04.dtsi5
-rw-r--r--src/arm/hisi-x5hd2-dkb.dts5
-rw-r--r--src/arm/hisi-x5hd2.dtsi5
-rw-r--r--src/arm/imx1-ads.dts8
-rw-r--r--src/arm/imx1-apf9328.dts8
-rw-r--r--src/arm/imx1-pinfunc.h8
-rw-r--r--src/arm/imx23-olinuxino.dts8
-rw-r--r--src/arm/imx23-stmp378x_devb.dts8
-rw-r--r--src/arm/imx25-eukrea-cpuimx25.dtsi10
-rw-r--r--src/arm/imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts10
-rw-r--r--src/arm/imx25-eukrea-mbimxsd25-baseboard-dvi-svga.dts10
-rw-r--r--src/arm/imx25-eukrea-mbimxsd25-baseboard-dvi-vga.dts10
-rw-r--r--src/arm/imx25-eukrea-mbimxsd25-baseboard.dts10
-rw-r--r--src/arm/imx25-karo-tx25.dts8
-rw-r--r--src/arm/imx25-pinfunc.h6
-rw-r--r--src/arm/imx27-apf27.dts8
-rw-r--r--src/arm/imx27-apf27dev.dts8
-rw-r--r--src/arm/imx27-eukrea-cpuimx27.dtsi8
-rw-r--r--src/arm/imx27-eukrea-mbimxsd27-baseboard.dts8
-rw-r--r--src/arm/imx27-phytec-phycard-s-rdk.dts8
-rw-r--r--src/arm/imx27-phytec-phycard-s-som.dtsi8
-rw-r--r--src/arm/imx27-phytec-phycore-rdk.dts7
-rw-r--r--src/arm/imx27-phytec-phycore-som.dtsi8
-rw-r--r--src/arm/imx27-pinfunc.h8
-rw-r--r--src/arm/imx28-apf28.dts8
-rw-r--r--src/arm/imx28-apf28dev.dts8
-rw-r--r--src/arm/imx28-cfa10036.dts8
-rw-r--r--src/arm/imx28-cfa10037.dts8
-rw-r--r--src/arm/imx28-cfa10049.dts8
-rw-r--r--src/arm/imx28-cfa10055.dts8
-rw-r--r--src/arm/imx28-cfa10056.dts8
-rw-r--r--src/arm/imx28-cfa10057.dts8
-rw-r--r--src/arm/imx28-cfa10058.dts8
-rw-r--r--src/arm/imx28-duckbill-2-485.dts8
-rw-r--r--src/arm/imx28-duckbill-2-enocean.dts8
-rw-r--r--src/arm/imx28-duckbill-2-spi.dts8
-rw-r--r--src/arm/imx28-duckbill-2.dts8
-rw-r--r--src/arm/imx28-duckbill.dts8
-rw-r--r--src/arm/imx28-eukrea-mbmx283lc.dts10
-rw-r--r--src/arm/imx28-eukrea-mbmx287lc.dts10
-rw-r--r--src/arm/imx28-eukrea-mbmx28lc.dtsi10
-rw-r--r--src/arm/imx28-m28.dtsi8
-rw-r--r--src/arm/imx28-m28cu3.dts8
-rw-r--r--src/arm/imx28-m28evk.dts8
-rw-r--r--src/arm/imx28-sps1.dts8
-rw-r--r--src/arm/imx28-ts4600.dts8
-rw-r--r--src/arm/imx31-bug.dts8
-rw-r--r--src/arm/imx35-eukrea-cpuimx35.dtsi10
-rw-r--r--src/arm/imx35-eukrea-mbimxsd35-baseboard.dts10
-rw-r--r--src/arm/imx35-pinfunc.h6
-rw-r--r--src/arm/imx35.dtsi6
-rw-r--r--src/arm/imx50-kobo-aura.dts258
-rw-r--r--src/arm/imx50-pinfunc.h6
-rw-r--r--src/arm/imx50.dtsi23
-rw-r--r--src/arm/imx51-apf51.dts8
-rw-r--r--src/arm/imx51-apf51dev.dts8
-rw-r--r--src/arm/imx51-digi-connectcore-jsk.dts8
-rw-r--r--src/arm/imx51-digi-connectcore-som.dtsi8
-rw-r--r--src/arm/imx51-eukrea-cpuimx51.dtsi15
-rw-r--r--src/arm/imx51-eukrea-mbimxsd51-baseboard.dts15
-rw-r--r--src/arm/imx51-pinfunc.h6
-rw-r--r--src/arm/imx51-zii-rdu1.dts38
-rw-r--r--src/arm/imx51.dtsi2
-rw-r--r--src/arm/imx53-ard.dts8
-rw-r--r--src/arm/imx53-cx9020.dts8
-rw-r--r--src/arm/imx53-m53.dtsi10
-rw-r--r--src/arm/imx53-m53evk.dts8
-rw-r--r--src/arm/imx53-m53menlo.dts311
-rw-r--r--src/arm/imx53-mba53.dts8
-rw-r--r--src/arm/imx53-pinfunc.h6
-rw-r--r--src/arm/imx53-tqma53.dtsi8
-rw-r--r--src/arm/imx53-voipac-bsb.dts8
-rw-r--r--src/arm/imx53-voipac-dmm-668.dtsi8
-rw-r--r--src/arm/imx53.dtsi2
-rw-r--r--src/arm/imx6-logicpd-baseboard.dtsi8
-rw-r--r--src/arm/imx6dl-aristainetos_4.dts6
-rw-r--r--src/arm/imx6dl-aristainetos_7.dts6
-rw-r--r--src/arm/imx6dl-dfi-fs700-m60.dts8
-rw-r--r--src/arm/imx6dl-eckelmann-ci4x10.dts381
-rw-r--r--src/arm/imx6dl-gw51xx.dts8
-rw-r--r--src/arm/imx6dl-gw52xx.dts8
-rw-r--r--src/arm/imx6dl-gw53xx.dts8
-rw-r--r--src/arm/imx6dl-gw54xx.dts8
-rw-r--r--src/arm/imx6dl-gw552x.dts8
-rw-r--r--src/arm/imx6dl-phytec-pbab01.dts8
-rw-r--r--src/arm/imx6dl-phytec-pfla02.dtsi8
-rw-r--r--src/arm/imx6dl-pinfunc.h6
-rw-r--r--src/arm/imx6dl-rex-basic.dts6
-rw-r--r--src/arm/imx6dl-riotboard.dts8
-rw-r--r--src/arm/imx6dl-sabreauto.dts15
-rw-r--r--src/arm/imx6q-arm2.dts8
-rw-r--r--src/arm/imx6q-ba16.dtsi2
-rw-r--r--src/arm/imx6q-dfi-fs700-m60.dts8
-rw-r--r--src/arm/imx6q-dmo-edmqmx6.dts8
-rw-r--r--src/arm/imx6q-gw51xx.dts8
-rw-r--r--src/arm/imx6q-gw52xx.dts8
-rw-r--r--src/arm/imx6q-gw53xx.dts8
-rw-r--r--src/arm/imx6q-gw5400-a.dts8
-rw-r--r--src/arm/imx6q-gw54xx.dts113
-rw-r--r--src/arm/imx6q-gw552x.dts8
-rw-r--r--src/arm/imx6q-logicpd.dts4
-rw-r--r--src/arm/imx6q-marsboard.dts2
-rw-r--r--src/arm/imx6q-mccmon6.dts6
-rw-r--r--src/arm/imx6q-phytec-pbab01.dts8
-rw-r--r--src/arm/imx6q-phytec-pfla02.dtsi8
-rw-r--r--src/arm/imx6q-pinfunc.h6
-rw-r--r--src/arm/imx6q-rex-pro.dts6
-rw-r--r--src/arm/imx6q-sbc6x.dts4
-rw-r--r--src/arm/imx6q-tbs2910.dts2
-rw-r--r--src/arm/imx6q-zii-rdu2.dts38
-rw-r--r--src/arm/imx6qdl-apf6.dtsi2
-rw-r--r--src/arm/imx6qdl-aristainetos.dtsi6
-rw-r--r--src/arm/imx6qdl-emcon.dtsi2
-rw-r--r--src/arm/imx6qdl-gw51xx.dtsi8
-rw-r--r--src/arm/imx6qdl-gw52xx.dtsi8
-rw-r--r--src/arm/imx6qdl-gw53xx.dtsi8
-rw-r--r--src/arm/imx6qdl-gw54xx.dtsi37
-rw-r--r--src/arm/imx6qdl-gw551x.dtsi138
-rw-r--r--src/arm/imx6qdl-gw552x.dtsi8
-rw-r--r--src/arm/imx6qdl-gw5903.dtsi2
-rw-r--r--src/arm/imx6qdl-phytec-pbab01.dtsi8
-rw-r--r--src/arm/imx6qdl-phytec-pfla02.dtsi12
-rw-r--r--src/arm/imx6qdl-rex.dtsi6
-rw-r--r--src/arm/imx6qdl-sabreauto.dtsi2
-rw-r--r--src/arm/imx6qdl-sabresd.dtsi2
-rw-r--r--src/arm/imx6qdl-sr-som.dtsi2
-rw-r--r--src/arm/imx6qdl-var-dart.dtsi2
-rw-r--r--src/arm/imx6qdl-wandboard.dtsi2
-rw-r--r--src/arm/imx6qdl-zii-rdu2.dtsi50
-rw-r--r--src/arm/imx6qdl.dtsi18
-rw-r--r--src/arm/imx6qp-zii-rdu2.dts38
-rw-r--r--src/arm/imx6sl-pinfunc.h6
-rw-r--r--src/arm/imx6sl.dtsi11
-rw-r--r--src/arm/imx6sll.dtsi3
-rw-r--r--src/arm/imx6sx-pinfunc.h6
-rw-r--r--src/arm/imx6sx-sabreauto.dts2
-rw-r--r--src/arm/imx6sx-sdb.dtsi2
-rw-r--r--src/arm/imx6sx-softing-vining-2000.dts5
-rw-r--r--src/arm/imx6sx.dtsi4
-rw-r--r--src/arm/imx6ul-pinfunc.h6
-rw-r--r--src/arm/imx6ul.dtsi12
-rw-r--r--src/arm/imx6ull-pinfunc.h5
-rw-r--r--src/arm/imx7-mba7.dtsi550
-rw-r--r--src/arm/imx7-tqma7.dtsi249
-rw-r--r--src/arm/imx7d-mba7.dts119
-rw-r--r--src/arm/imx7d-pico.dtsi2
-rw-r--r--src/arm/imx7d-pinfunc.h6
-rw-r--r--src/arm/imx7d-tqma7.dtsi11
-rw-r--r--src/arm/imx7d-zii-rpu2.dts941
-rw-r--r--src/arm/imx7d.dtsi1
-rw-r--r--src/arm/imx7s-mba7.dts18
-rw-r--r--src/arm/imx7s-tqma7.dtsi11
-rw-r--r--src/arm/imx7s-warp.dts61
-rw-r--r--src/arm/imx7s.dtsi98
-rw-r--r--src/arm/imx7ulp-pinfunc.h6
-rw-r--r--src/arm/imx7ulp.dtsi12
-rw-r--r--src/arm/intel-ixp42x-linksys-nslu2.dts109
-rw-r--r--src/arm/intel-ixp42x.dtsi25
-rw-r--r--src/arm/intel-ixp43x-gateworks-gw2358.dts94
-rw-r--r--src/arm/intel-ixp43x.dtsi15
-rw-r--r--src/arm/intel-ixp45x-ixp46x.dtsi34
-rw-r--r--src/arm/intel-ixp4xx.dtsi69
-rw-r--r--src/arm/logicpd-som-lv-35xx-devkit.dts6
-rw-r--r--src/arm/logicpd-som-lv-37xx-devkit.dts6
-rw-r--r--src/arm/logicpd-som-lv-baseboard.dtsi8
-rw-r--r--src/arm/logicpd-som-lv.dtsi6
-rw-r--r--src/arm/logicpd-torpedo-35xx-devkit.dts6
-rw-r--r--src/arm/logicpd-torpedo-37xx-devkit.dts6
-rw-r--r--src/arm/logicpd-torpedo-baseboard.dtsi6
-rw-r--r--src/arm/logicpd-torpedo-som.dtsi6
-rw-r--r--src/arm/lpc3250-ea3250.dts9
-rw-r--r--src/arm/lpc3250-phy3250.dts11
-rw-r--r--src/arm/lpc32xx.dtsi38
-rw-r--r--src/arm/ls1021a-moxa-uc-8410a.dts6
-rw-r--r--src/arm/ls1021a-qds.dts4
-rw-r--r--src/arm/ls1021a-twr.dts9
-rw-r--r--src/arm/ls1021a.dtsi40
-rw-r--r--src/arm/meson.dtsi9
-rw-r--r--src/arm/meson8.dtsi15
-rw-r--r--src/arm/meson8b-ec100.dts14
-rw-r--r--src/arm/meson8b-odroidc1.dts66
-rw-r--r--src/arm/meson8b.dtsi21
-rw-r--r--src/arm/mmp2-brownstone.dts5
-rw-r--r--src/arm/mmp2.dtsi5
-rw-r--r--src/arm/motorola-cpcap-mapphone.dtsi5
-rw-r--r--src/arm/moxart-uc7112lx.dts3
-rw-r--r--src/arm/moxart.dtsi3
-rw-r--r--src/arm/mpa1600.dts3
-rw-r--r--src/arm/mt2701-pinfunc.h10
-rw-r--r--src/arm/mt8135-pinfunc.h10
-rw-r--r--src/arm/nspire-classic.dtsi6
-rw-r--r--src/arm/nspire-clp.dts6
-rw-r--r--src/arm/nspire-cx.dts6
-rw-r--r--src/arm/nspire-tp.dts6
-rw-r--r--src/arm/nspire.dtsi6
-rw-r--r--src/arm/omap2420-clocks.dtsi5
-rw-r--r--src/arm/omap2420-h4.dts5
-rw-r--r--src/arm/omap2420-n810.dts2
-rw-r--r--src/arm/omap2430-clocks.dtsi5
-rw-r--r--src/arm/omap2430-sdp.dts5
-rw-r--r--src/arm/omap24xx-clocks.dtsi5
-rw-r--r--src/arm/omap3-beagle-xm-ab.dts5
-rw-r--r--src/arm/omap3-beagle-xm.dts5
-rw-r--r--src/arm/omap3-beagle.dts5
-rw-r--r--src/arm/omap3-devkit8000-common.dtsi5
-rw-r--r--src/arm/omap3-devkit8000-lcd-common.dtsi5
-rw-r--r--src/arm/omap3-devkit8000-lcd43.dts5
-rw-r--r--src/arm/omap3-devkit8000-lcd70.dts5
-rw-r--r--src/arm/omap3-devkit8000.dts5
-rw-r--r--src/arm/omap3-evm-37xx.dts5
-rw-r--r--src/arm/omap3-evm.dts5
-rw-r--r--src/arm/omap3-gta04.dtsi5
-rw-r--r--src/arm/omap3-gta04a3.dts5
-rw-r--r--src/arm/omap3-gta04a4.dts5
-rw-r--r--src/arm/omap3-gta04a5.dts5
-rw-r--r--src/arm/omap3-gta04a5one.dts5
-rw-r--r--src/arm/omap3-ha-common.dtsi5
-rw-r--r--src/arm/omap3-ha-lcd.dts5
-rw-r--r--src/arm/omap3-ha.dts5
-rw-r--r--src/arm/omap3-igep.dtsi5
-rw-r--r--src/arm/omap3-igep0020-common.dtsi5
-rw-r--r--src/arm/omap3-igep0020-rev-f.dts5
-rw-r--r--src/arm/omap3-igep0020.dts5
-rw-r--r--src/arm/omap3-igep0030-common.dtsi5
-rw-r--r--src/arm/omap3-igep0030-rev-g.dts5
-rw-r--r--src/arm/omap3-igep0030.dts5
-rw-r--r--src/arm/omap3-ldp.dts5
-rw-r--r--src/arm/omap3-lilly-a83x.dtsi6
-rw-r--r--src/arm/omap3-lilly-dbb056.dts6
-rw-r--r--src/arm/omap3-n9.dts5
-rw-r--r--src/arm/omap3-n900.dts5
-rw-r--r--src/arm/omap3-n950-n9.dtsi5
-rw-r--r--src/arm/omap3-n950.dts5
-rw-r--r--src/arm/omap3-overo-alto35-common.dtsi5
-rw-r--r--src/arm/omap3-overo-alto35.dts5
-rw-r--r--src/arm/omap3-overo-base.dtsi5
-rw-r--r--src/arm/omap3-overo-chestnut43-common.dtsi5
-rw-r--r--src/arm/omap3-overo-chestnut43.dts5
-rw-r--r--src/arm/omap3-overo-common-dvi.dtsi5
-rw-r--r--src/arm/omap3-overo-common-lcd35.dtsi5
-rw-r--r--src/arm/omap3-overo-common-lcd43.dtsi5
-rw-r--r--src/arm/omap3-overo-common-peripherals.dtsi5
-rw-r--r--src/arm/omap3-overo-gallop43-common.dtsi5
-rw-r--r--src/arm/omap3-overo-gallop43.dts5
-rw-r--r--src/arm/omap3-overo-palo35-common.dtsi5
-rw-r--r--src/arm/omap3-overo-palo35.dts5
-rw-r--r--src/arm/omap3-overo-palo43-common.dtsi5
-rw-r--r--src/arm/omap3-overo-palo43.dts5
-rw-r--r--src/arm/omap3-overo-storm-alto35.dts5
-rw-r--r--src/arm/omap3-overo-storm-chestnut43.dts5
-rw-r--r--src/arm/omap3-overo-storm-gallop43.dts5
-rw-r--r--src/arm/omap3-overo-storm-palo35.dts5
-rw-r--r--src/arm/omap3-overo-storm-palo43.dts5
-rw-r--r--src/arm/omap3-overo-storm-summit.dts5
-rw-r--r--src/arm/omap3-overo-storm-tobi.dts5
-rw-r--r--src/arm/omap3-overo-storm-tobiduo.dts5
-rw-r--r--src/arm/omap3-overo-storm.dtsi5
-rw-r--r--src/arm/omap3-overo-summit-common.dtsi5
-rw-r--r--src/arm/omap3-overo-summit.dts5
-rw-r--r--src/arm/omap3-overo-tobi-common.dtsi5
-rw-r--r--src/arm/omap3-overo-tobi.dts5
-rw-r--r--src/arm/omap3-overo-tobiduo-common.dtsi5
-rw-r--r--src/arm/omap3-overo-tobiduo.dts5
-rw-r--r--src/arm/omap3-overo.dtsi5
-rw-r--r--src/arm/omap3-pandora-1ghz.dts5
-rw-r--r--src/arm/omap3-pandora-600mhz.dts5
-rw-r--r--src/arm/omap3-pandora-common.dtsi5
-rw-r--r--src/arm/omap3-sniper.dts5
-rw-r--r--src/arm/omap3-tao3530.dtsi5
-rw-r--r--src/arm/omap3-thunder.dts5
-rw-r--r--src/arm/omap3-zoom3.dts5
-rw-r--r--src/arm/omap3430-sdp.dts5
-rw-r--r--src/arm/omap3430es1-clocks.dtsi5
-rw-r--r--src/arm/omap34xx-omap36xx-clocks.dtsi5
-rw-r--r--src/arm/omap36xx-am35xx-omap3430es2plus-clocks.dtsi5
-rw-r--r--src/arm/omap36xx-clocks.dtsi5
-rw-r--r--src/arm/omap36xx-omap3430es2plus-clocks.dtsi5
-rw-r--r--src/arm/omap3xxx-clocks.dtsi5
-rw-r--r--src/arm/omap4-droid4-xt894.dts33
-rw-r--r--src/arm/omap4-duovero-parlor.dts5
-rw-r--r--src/arm/omap4-duovero.dtsi26
-rw-r--r--src/arm/omap4-kc1.dts5
-rw-r--r--src/arm/omap4-l4-abe.dtsi501
-rw-r--r--src/arm/omap4-mcpdm.dtsi44
-rw-r--r--src/arm/omap4-panda-a4.dts5
-rw-r--r--src/arm/omap4-panda-common.dtsi26
-rw-r--r--src/arm/omap4-panda-es.dts5
-rw-r--r--src/arm/omap4-panda.dts5
-rw-r--r--src/arm/omap4-sdp-es23plus.dts5
-rw-r--r--src/arm/omap4-sdp.dts26
-rw-r--r--src/arm/omap4-var-dvk-om44.dts5
-rw-r--r--src/arm/omap4-var-om44customboard.dtsi5
-rw-r--r--src/arm/omap4-var-som-om44-wlan.dtsi5
-rw-r--r--src/arm/omap4-var-som-om44.dtsi26
-rw-r--r--src/arm/omap4-var-stk-om44.dts5
-rw-r--r--src/arm/omap4.dtsi197
-rw-r--r--src/arm/omap443x-clocks.dtsi5
-rw-r--r--src/arm/omap446x-clocks.dtsi5
-rw-r--r--src/arm/omap44xx-clocks.dtsi5
-rw-r--r--src/arm/omap5-board-common.dtsi13
-rw-r--r--src/arm/omap5-igep0050.dts5
-rw-r--r--src/arm/omap5-l4-abe.dtsi447
-rw-r--r--src/arm/omap5-uevm.dts5
-rw-r--r--src/arm/omap5.dtsi119
-rw-r--r--src/arm/omap54xx-clocks.dtsi5
-rw-r--r--src/arm/ox810se-wd-mbwe.dts3
-rw-r--r--src/arm/ox810se.dtsi3
-rw-r--r--src/arm/ox820-cloudengines-pogoplug-series-3.dts3
-rw-r--r--src/arm/ox820.dtsi3
-rw-r--r--src/arm/picoxcell-pc3x2.dtsi10
-rw-r--r--src/arm/picoxcell-pc3x3.dtsi10
-rw-r--r--src/arm/picoxcell-pc7302-pc3x2.dts10
-rw-r--r--src/arm/picoxcell-pc7302-pc3x3.dts10
-rw-r--r--src/arm/pm9g45.dts3
-rw-r--r--src/arm/prima2-evb.dts3
-rw-r--r--src/arm/prima2.dtsi3
-rw-r--r--src/arm/pxa168-aspenite.dts5
-rw-r--r--src/arm/pxa168.dtsi5
-rw-r--r--src/arm/pxa25x.dtsi8
-rw-r--r--src/arm/pxa2xx.dtsi3
-rw-r--r--src/arm/pxa910-dkb.dts5
-rw-r--r--src/arm/pxa910.dtsi5
-rw-r--r--src/arm/qcom-apq8064.dtsi6
-rw-r--r--src/arm/qcom-ipq4019.dtsi14
-rw-r--r--src/arm/qcom-mdm9615.dtsi1
-rw-r--r--src/arm/qcom-msm8660.dtsi1
-rw-r--r--src/arm/qcom-pma8084.dtsi1
-rw-r--r--src/arm/r7s72100-rskrza1.dts46
-rw-r--r--src/arm/r8a73a4-ape6evm.dts29
-rw-r--r--src/arm/r8a77470-iwg23s-sbc.dts123
-rw-r--r--src/arm/r8a77470.dtsi313
-rw-r--r--src/arm/r8a7778-bockw.dts2
-rw-r--r--src/arm/r8a7779-marzen.dts2
-rw-r--r--src/arm/r8a7792-blanche.dts20
-rw-r--r--src/arm/r8a7792.dtsi18
-rw-r--r--src/arm/r8a7794-alt.dts47
-rw-r--r--src/arm/rk3036-kylin.dts10
-rw-r--r--src/arm/rk3036.dtsi136
-rw-r--r--src/arm/rk3066a-marsboard.dts2
-rw-r--r--src/arm/rk3066a-mk808.dts37
-rw-r--r--src/arm/rk3066a-rayeager.dts26
-rw-r--r--src/arm/rk3066a.dtsi239
-rw-r--r--src/arm/rk3188-px3-evb.dts4
-rw-r--r--src/arm/rk3188-radxarock.dts14
-rw-r--r--src/arm/rk3188.dtsi210
-rw-r--r--src/arm/rk322x.dtsi170
-rw-r--r--src/arm/rk3288-evb-act8846.dts4
-rw-r--r--src/arm/rk3288-evb.dtsi26
-rw-r--r--src/arm/rk3288-fennec.dts10
-rw-r--r--src/arm/rk3288-firefly-beta.dts4
-rw-r--r--src/arm/rk3288-firefly-reload-core.dtsi10
-rw-r--r--src/arm/rk3288-firefly-reload.dts36
-rw-r--r--src/arm/rk3288-firefly.dts4
-rw-r--r--src/arm/rk3288-firefly.dtsi38
-rw-r--r--src/arm/rk3288-miqi.dts28
-rw-r--r--src/arm/rk3288-phycore-rdk.dts28
-rw-r--r--src/arm/rk3288-phycore-som.dtsi30
-rw-r--r--src/arm/rk3288-r89.dts14
-rw-r--r--src/arm/rk3288-rock2-som.dtsi4
-rw-r--r--src/arm/rk3288-rock2-square.dts18
-rw-r--r--src/arm/rk3288-tinker-s.dts5
-rw-r--r--src/arm/rk3288-tinker.dtsi67
-rw-r--r--src/arm/rk3288-veyron-analog-audio.dtsi8
-rw-r--r--src/arm/rk3288-veyron-brain.dts8
-rw-r--r--src/arm/rk3288-veyron-chromebook.dtsi25
-rw-r--r--src/arm/rk3288-veyron-jaq.dts14
-rw-r--r--src/arm/rk3288-veyron-jerry.dts23
-rw-r--r--src/arm/rk3288-veyron-mickey.dts6
-rw-r--r--src/arm/rk3288-veyron-mighty.dts34
-rw-r--r--src/arm/rk3288-veyron-minnie.dts24
-rw-r--r--src/arm/rk3288-veyron-pinky.dts6
-rw-r--r--src/arm/rk3288-veyron-sdmmc.dtsi16
-rw-r--r--src/arm/rk3288-veyron-speedy.dts14
-rw-r--r--src/arm/rk3288-veyron.dtsi91
-rw-r--r--src/arm/rk3288-vyasa.dts6
-rw-r--r--src/arm/rk3288.dtsi324
-rw-r--r--src/arm/rv1108-elgin-r1.dts1
-rw-r--r--src/arm/rv1108.dtsi138
-rw-r--r--src/arm/s5pv210-goni.dts2
-rw-r--r--src/arm/s5pv210.dtsi6
-rw-r--r--src/arm/sama5d2.dtsi45
-rw-r--r--src/arm/sama5d3.dtsi3
-rw-r--r--src/arm/sama5d31.dtsi3
-rw-r--r--src/arm/sama5d31ek.dts3
-rw-r--r--src/arm/sama5d33.dtsi3
-rw-r--r--src/arm/sama5d33ek.dts3
-rw-r--r--src/arm/sama5d34.dtsi3
-rw-r--r--src/arm/sama5d34ek.dts3
-rw-r--r--src/arm/sama5d35.dtsi3
-rw-r--r--src/arm/sama5d35ek.dts3
-rw-r--r--src/arm/sama5d36.dtsi3
-rw-r--r--src/arm/sama5d36ek.dts3
-rw-r--r--src/arm/sama5d36ek_cmp.dts39
-rw-r--r--src/arm/sama5d3_can.dtsi3
-rw-r--r--src/arm/sama5d3_emac.dtsi3
-rw-r--r--src/arm/sama5d3_gmac.dtsi3
-rw-r--r--src/arm/sama5d3_lcd.dtsi3
-rw-r--r--src/arm/sama5d3_mci2.dtsi3
-rw-r--r--src/arm/sama5d3_tcb1.dtsi3
-rw-r--r--src/arm/sama5d3_uart.dtsi3
-rw-r--r--src/arm/sama5d3xcm.dtsi3
-rw-r--r--src/arm/sama5d3xcm_cmp.dtsi39
-rw-r--r--src/arm/sama5d3xdm.dtsi3
-rw-r--r--src/arm/sama5d3xmb.dtsi3
-rw-r--r--src/arm/sama5d3xmb_cmp.dtsi39
-rw-r--r--src/arm/sama5d3xmb_emac.dtsi3
-rw-r--r--src/arm/sama5d3xmb_gmac.dtsi3
-rw-r--r--src/arm/sama5d4.dtsi39
-rw-r--r--src/arm/socfpga_arria10_socdk_sdmmc.dts1
-rw-r--r--src/arm/spear1310-evb.dts8
-rw-r--r--src/arm/spear1310.dtsi8
-rw-r--r--src/arm/spear1340-evb.dts8
-rw-r--r--src/arm/spear1340.dtsi8
-rw-r--r--src/arm/spear13xx.dtsi8
-rw-r--r--src/arm/spear300-evb.dts8
-rw-r--r--src/arm/spear300.dtsi8
-rw-r--r--src/arm/spear310-evb.dts8
-rw-r--r--src/arm/spear310.dtsi8
-rw-r--r--src/arm/spear320-evb.dts8
-rw-r--r--src/arm/spear320-hmi.dts8
-rw-r--r--src/arm/spear320.dtsi8
-rw-r--r--src/arm/spear3xx.dtsi8
-rw-r--r--src/arm/spear600-evb.dts8
-rw-r--r--src/arm/spear600.dtsi8
-rw-r--r--src/arm/ste-dbx5x0.dtsi82
-rw-r--r--src/arm/ste-href-ab8500.dtsi8
-rw-r--r--src/arm/ste-href-ab8505.dtsi8
-rw-r--r--src/arm/ste-href-family-pinctrl.dtsi8
-rw-r--r--src/arm/ste-href-stuib.dtsi21
-rw-r--r--src/arm/ste-href-tvk1281618.dtsi21
-rw-r--r--src/arm/ste-href.dtsi8
-rw-r--r--src/arm/ste-hrefprev60-stuib.dts8
-rw-r--r--src/arm/ste-hrefprev60-tvk.dts8
-rw-r--r--src/arm/ste-hrefprev60.dtsi8
-rw-r--r--src/arm/ste-hrefv60plus-stuib.dts8
-rw-r--r--src/arm/ste-hrefv60plus-tvk.dts8
-rw-r--r--src/arm/ste-hrefv60plus.dtsi8
-rw-r--r--src/arm/ste-nomadik-pinctrl.dtsi8
-rw-r--r--src/arm/ste-snowball.dts8
-rw-r--r--src/arm/stih407-b2120.dts5
-rw-r--r--src/arm/stih407-clock.dtsi5
-rw-r--r--src/arm/stih407-family.dtsi5
-rw-r--r--src/arm/stih407-pinctrl.dtsi5
-rw-r--r--src/arm/stih407.dtsi5
-rw-r--r--src/arm/stih410-b2120.dts5
-rw-r--r--src/arm/stih410-b2260.dts5
-rw-r--r--src/arm/stih410-clock.dtsi5
-rw-r--r--src/arm/stih410-pinctrl.dtsi5
-rw-r--r--src/arm/stih410.dtsi5
-rw-r--r--src/arm/stih418-b2199.dts5
-rw-r--r--src/arm/stih418-clock.dtsi5
-rw-r--r--src/arm/stih418.dtsi5
-rw-r--r--src/arm/stihxxx-b2120.dtsi5
-rw-r--r--src/arm/stm32f429.dtsi13
-rw-r--r--src/arm/stm32f769-disco.dts4
-rw-r--r--src/arm/stm32h743-pinctrl.dtsi68
-rw-r--r--src/arm/stm32h743.dtsi14
-rw-r--r--src/arm/stm32h743i-disco.dts20
-rw-r--r--src/arm/stm32h743i-eval.dts23
-rw-r--r--src/arm/stm32mp157-pinctrl.dtsi269
-rw-r--r--src/arm/stm32mp157a-dk1.dts250
-rw-r--r--src/arm/stm32mp157c-dk2.dts76
-rw-r--r--src/arm/stm32mp157c-ed1.dts175
-rw-r--r--src/arm/stm32mp157c.dtsi56
-rw-r--r--src/arm/sun4i-a10-chuwi-v7-cw0825.dts20
-rw-r--r--src/arm/sun4i-a10-cubieboard.dts10
-rw-r--r--src/arm/sun4i-a10-dserve-dsrv9703c.dts20
-rw-r--r--src/arm/sun4i-a10-hyundai-a7hd.dts20
-rw-r--r--src/arm/sun4i-a10-inet1.dts20
-rw-r--r--src/arm/sun4i-a10-inet97fv2.dts20
-rw-r--r--src/arm/sun4i-a10-inet9f-rev03.dts72
-rw-r--r--src/arm/sun4i-a10-marsboard.dts12
-rw-r--r--src/arm/sun4i-a10-olinuxino-lime.dts18
-rw-r--r--src/arm/sun4i-a10-pcduino.dts12
-rw-r--r--src/arm/sun4i-a10-pov-protab2-ips9.dts20
-rw-r--r--src/arm/sun4i-a10.dtsi11
-rw-r--r--src/arm/sun5i-a10s-auxtek-t004.dts10
-rw-r--r--src/arm/sun5i-a10s-olinuxino-micro.dts10
-rw-r--r--src/arm/sun5i-a13-empire-electronix-d709.dts20
-rw-r--r--src/arm/sun5i-a13-hsg-h702.dts12
-rw-r--r--src/arm/sun5i-a13-licheepi-one.dts5
-rw-r--r--src/arm/sun5i-a13-olinuxino-micro.dts18
-rw-r--r--src/arm/sun5i-a13-olinuxino.dts20
-rw-r--r--src/arm/sun5i-a13-q8-tablet.dts11
-rw-r--r--src/arm/sun5i-a13-utoo-p66.dts16
-rw-r--r--src/arm/sun5i-gr8-chip-pro.dts4
-rw-r--r--src/arm/sun5i-gr8-evb.dts4
-rw-r--r--src/arm/sun5i-r8-chip.dts14
-rw-r--r--src/arm/sun5i-reference-design-tablet.dtsi20
-rw-r--r--src/arm/sun5i.dtsi66
-rw-r--r--src/arm/sun6i-a31-colombus.dts14
-rw-r--r--src/arm/sun6i-a31-hummingbird.dts16
-rw-r--r--src/arm/sun6i-a31-i7.dts1
-rw-r--r--src/arm/sun6i-a31.dtsi22
-rw-r--r--src/arm/sun6i-a31s-primo81.dts2
-rw-r--r--src/arm/sun6i-reference-design-tablet.dtsi12
-rw-r--r--src/arm/sun7i-a20-bananapi.dts10
-rw-r--r--src/arm/sun7i-a20-cubieboard2.dts12
-rw-r--r--src/arm/sun7i-a20-lamobo-r1.dts12
-rw-r--r--src/arm/sun7i-a20-olimex-som204-evb.dts4
-rw-r--r--src/arm/sun7i-a20-olinuxino-lime.dts18
-rw-r--r--src/arm/sun7i-a20-olinuxino-lime2.dts24
-rw-r--r--src/arm/sun7i-a20-olinuxino-micro.dts18
-rw-r--r--src/arm/sun7i-a20-orangepi-mini.dts12
-rw-r--r--src/arm/sun7i-a20-orangepi.dts12
-rw-r--r--src/arm/sun7i-a20-pcduino3-nano.dts12
-rw-r--r--src/arm/sun7i-a20-pcduino3.dts12
-rw-r--r--src/arm/sun7i-a20-wexler-tab7200.dts12
-rw-r--r--src/arm/sun7i-a20-wits-pro-a20-dkt.dts12
-rw-r--r--src/arm/sun7i-a20.dtsi125
-rw-r--r--src/arm/sun8i-a23-a33.dtsi74
-rw-r--r--src/arm/sun8i-a23-ippo-q8h-v1.2.dts6
-rw-r--r--src/arm/sun8i-a23-ippo-q8h-v5.dts6
-rw-r--r--src/arm/sun8i-a23-q8-tablet.dts6
-rw-r--r--src/arm/sun8i-a33-et-q8-v1.6.dts7
-rw-r--r--src/arm/sun8i-a33-ippo-q8h-v1.2.dts7
-rw-r--r--src/arm/sun8i-a33-q8-tablet.dts7
-rw-r--r--src/arm/sun8i-a33-sinlinx-sina33.dts11
-rw-r--r--src/arm/sun8i-a33.dtsi20
-rw-r--r--src/arm/sun8i-a83t-bananapi-m3.dts12
-rw-r--r--src/arm/sun8i-a83t-cubietruck-plus.dts12
-rw-r--r--src/arm/sun8i-a83t-tbs-a711.dts73
-rw-r--r--src/arm/sun8i-a83t.dtsi111
-rw-r--r--src/arm/sun8i-h2-plus-bananapi-m2-zero.dts20
-rw-r--r--src/arm/sun8i-h2-plus-orangepi-zero.dts2
-rw-r--r--src/arm/sun8i-h3-beelink-x2.dts6
-rw-r--r--src/arm/sun8i-h3-mapleboard-mp130.dts7
-rw-r--r--src/arm/sun8i-h3-nanopi-m1-plus.dts3
-rw-r--r--src/arm/sun8i-h3-nanopi-m1.dts2
-rw-r--r--src/arm/sun8i-h3-nanopi-neo-air.dts2
-rw-r--r--src/arm/sun8i-h3-nanopi.dtsi25
-rw-r--r--src/arm/sun8i-h3-orangepi-2.dts34
-rw-r--r--src/arm/sun8i-h3-orangepi-lite.dts27
-rw-r--r--src/arm/sun8i-h3-orangepi-one.dts25
-rw-r--r--src/arm/sun8i-h3-orangepi-pc.dts27
-rw-r--r--src/arm/sun8i-h3-orangepi-plus.dts9
-rw-r--r--src/arm/sun8i-h3-orangepi-zero-plus2.dts3
-rw-r--r--src/arm/sun8i-h3-rervision-dvk.dts114
-rw-r--r--src/arm/sun8i-h3.dtsi4
-rw-r--r--src/arm/sun8i-q8-common.dtsi18
-rw-r--r--src/arm/sun8i-r16-nintendo-nes-classic.dts2
-rw-r--r--src/arm/sun8i-r16-parrot.dts12
-rw-r--r--src/arm/sun8i-r40.dtsi13
-rw-r--r--src/arm/sun8i-reference-design-tablet.dtsi12
-rw-r--r--src/arm/sun8i-v3s-licheepi-zero.dts2
-rw-r--r--src/arm/sun8i-v3s.dtsi13
-rw-r--r--src/arm/sun8i-v40-bananapi-m2-berry.dts36
-rw-r--r--src/arm/sun9i-a80-cubieboard4.dts15
-rw-r--r--src/arm/sun9i-a80-optimus.dts4
-rw-r--r--src/arm/sun9i-a80.dtsi84
-rw-r--r--src/arm/sunxi-bananapi-m2-plus.dtsi7
-rw-r--r--src/arm/sunxi-h3-h5.dtsi50
-rw-r--r--src/arm/sunxi-libretech-all-h3-cc.dtsi4
-rw-r--r--src/arm/tegra124-apalis-emc.dtsi39
-rw-r--r--src/arm/tegra124-apalis-eval.dts40
-rw-r--r--src/arm/tegra124-apalis-v1.2-eval.dts2
-rw-r--r--src/arm/tegra124-apalis-v1.2.dtsi9
-rw-r--r--src/arm/tegra124-apalis.dtsi45
-rw-r--r--src/arm/tegra124-jetson-tk1.dts5
-rw-r--r--src/arm/tegra124-nyan.dtsi5
-rw-r--r--src/arm/tegra124-venice2.dts5
-rw-r--r--src/arm/tegra30.dtsi11
-rw-r--r--src/arm/tny_a9260.dts3
-rw-r--r--src/arm/tny_a9260_common.dtsi3
-rw-r--r--src/arm/tny_a9263.dts3
-rw-r--r--src/arm/tny_a9g20.dts3
-rw-r--r--src/arm/tps6507x.dtsi5
-rw-r--r--src/arm/tps65217.dtsi5
-rw-r--r--src/arm/tps65910.dtsi5
-rw-r--r--src/arm/twl4030.dtsi5
-rw-r--r--src/arm/twl4030_omap3.dtsi5
-rw-r--r--src/arm/twl6030.dtsi5
-rw-r--r--src/arm/twl6030_omap4.dtsi5
-rw-r--r--src/arm/usb_a9260.dts3
-rw-r--r--src/arm/usb_a9260_common.dtsi3
-rw-r--r--src/arm/usb_a9263.dts3
-rw-r--r--src/arm/usb_a9g20-dab-mmx.dtsi3
-rw-r--r--src/arm/usb_a9g20.dts3
-rw-r--r--src/arm/usb_a9g20_common.dtsi3
-rw-r--r--src/arm/usb_a9g20_lpw.dts3
-rw-r--r--src/arm/vf610-cosmic.dts6
-rw-r--r--src/arm/vf610-pinfunc.h6
-rw-r--r--src/arm/vf610-zii-cfu1.dts26
-rw-r--r--src/arm/vf610-zii-dev-rev-b.dts57
-rw-r--r--src/arm/vf610-zii-dev-rev-c.dts49
-rw-r--r--src/arm/vf610-zii-dev.dtsi6
-rw-r--r--src/arm/vf610-zii-scu4-aib.dts14
-rw-r--r--src/arm/vf610-zii-spb4.dts359
-rw-r--r--src/arm/vf610-zii-ssmb-dtu.dts5
-rw-r--r--src/arm/vf610-zii-ssmb-spu3.dts17
-rw-r--r--src/arm/vt8500-bv07.dts3
-rw-r--r--src/arm/vt8500.dtsi3
-rw-r--r--src/arm/wm8505-ref.dts3
-rw-r--r--src/arm/wm8505.dtsi3
-rw-r--r--src/arm/wm8650-mid.dts3
-rw-r--r--src/arm/wm8650.dtsi3
-rw-r--r--src/arm/wm8750-apc8750.dts3
-rw-r--r--src/arm/wm8750.dtsi3
-rw-r--r--src/arm/wm8850-w70v2.dts3
-rw-r--r--src/arm/wm8850.dtsi3
-rw-r--r--src/arm64/allwinner/sun50i-a64-amarula-relic.dts65
-rw-r--r--src/arm64/allwinner/sun50i-a64-bananapi-m64.dts2
-rw-r--r--src/arm64/allwinner/sun50i-a64-oceanic-5205-5inmfd.dts68
-rw-r--r--src/arm64/allwinner/sun50i-a64-pine64.dts2
-rw-r--r--src/arm64/allwinner/sun50i-a64-pinebook.dts4
-rw-r--r--src/arm64/allwinner/sun50i-a64-sopine.dtsi2
-rw-r--r--src/arm64/allwinner/sun50i-a64-teres-i.dts13
-rw-r--r--src/arm64/allwinner/sun50i-a64.dtsi75
-rw-r--r--src/arm64/allwinner/sun50i-h5-emlid-neutis-n5-devboard.dts3
-rw-r--r--src/arm64/allwinner/sun50i-h5-emlid-neutis-n5.dtsi1
-rw-r--r--src/arm64/allwinner/sun50i-h5-nanopi-neo-plus2.dts5
-rw-r--r--src/arm64/allwinner/sun50i-h5-nanopi-neo2.dts2
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-pc2.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-prime.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-zero-plus.dts2
-rw-r--r--src/arm64/allwinner/sun50i-h5-orangepi-zero-plus2.dts3
-rw-r--r--src/arm64/allwinner/sun50i-h5.dtsi4
-rw-r--r--src/arm64/allwinner/sun50i-h6-beelink-gs1.dts260
-rw-r--r--src/arm64/allwinner/sun50i-h6-orangepi-3.dts215
-rw-r--r--src/arm64/allwinner/sun50i-h6-orangepi.dtsi2
-rw-r--r--src/arm64/allwinner/sun50i-h6-pine-h64.dts4
-rw-r--r--src/arm64/allwinner/sun50i-h6.dtsi41
-rw-r--r--src/arm64/altera/socfpga_stratix10.dtsi40
-rw-r--r--src/arm64/altera/socfpga_stratix10_socdk.dts16
-rw-r--r--src/arm64/amlogic/meson-g12a-sei510.dts185
-rw-r--r--src/arm64/amlogic/meson-g12a-u200.dts147
-rw-r--r--src/arm64/amlogic/meson-g12a-x96-max.dts140
-rw-r--r--src/arm64/amlogic/meson-g12a.dtsi465
-rw-r--r--src/arm64/amlogic/meson-gxl-s905d-phicomm-n1.dts10
-rw-r--r--src/arm64/amlogic/meson-gxm-nexbox-a1.dts4
-rw-r--r--src/arm64/amlogic/meson-gxm.dtsi27
-rw-r--r--src/arm64/apm/apm-merlin.dts6
-rw-r--r--src/arm64/apm/apm-mustang.dts6
-rw-r--r--src/arm64/apm/apm-shadowcat.dtsi6
-rw-r--r--src/arm64/apm/apm-storm.dtsi6
-rw-r--r--src/arm64/bitmain/bm1880-sophon-edge.dts143
-rw-r--r--src/arm64/bitmain/bm1880.dtsi68
-rw-r--r--src/arm64/cavium/thunder2-99xx.dts6
-rw-r--r--src/arm64/cavium/thunder2-99xx.dtsi6
-rw-r--r--src/arm64/exynos/exynos5433-tm2-common.dtsi6
-rw-r--r--src/arm64/exynos/exynos5433-tm2.dts6
-rw-r--r--src/arm64/exynos/exynos5433.dtsi83
-rw-r--r--src/arm64/exynos/exynos7.dtsi57
-rw-r--r--src/arm64/freescale/fsl-ls1012a-oxalis.dts4
-rw-r--r--src/arm64/freescale/fsl-ls1012a.dtsi2
-rw-r--r--src/arm64/freescale/fsl-ls1028a-qds.dts62
-rw-r--r--src/arm64/freescale/fsl-ls1028a-rdb.dts63
-rw-r--r--src/arm64/freescale/fsl-ls1028a.dtsi82
-rw-r--r--src/arm64/freescale/fsl-ls1043a-rdb.dts1
-rw-r--r--src/arm64/freescale/fsl-ls1043a.dtsi2
-rw-r--r--src/arm64/freescale/fsl-ls1046a.dtsi2
-rw-r--r--src/arm64/freescale/fsl-lx2160a-qds.dts16
-rw-r--r--src/arm64/freescale/fsl-lx2160a-rdb.dts16
-rw-r--r--src/arm64/freescale/fsl-lx2160a.dtsi69
-rw-r--r--src/arm64/freescale/imx8mm-evk.dts235
-rw-r--r--src/arm64/freescale/imx8mm.dtsi733
-rw-r--r--src/arm64/freescale/imx8mq-evk.dts129
-rw-r--r--src/arm64/freescale/imx8mq-zii-ultra-rmb3.dts95
-rw-r--r--src/arm64/freescale/imx8mq-zii-ultra-zest.dts24
-rw-r--r--src/arm64/freescale/imx8mq-zii-ultra.dtsi725
-rw-r--r--src/arm64/freescale/imx8mq.dtsi309
-rw-r--r--src/arm64/freescale/imx8qxp-mek.dts95
-rw-r--r--src/arm64/freescale/imx8qxp.dtsi89
-rw-r--r--src/arm64/hisilicon/hi3660.dtsi20
-rw-r--r--src/arm64/hisilicon/hi3670-hikey970.dts75
-rw-r--r--src/arm64/hisilicon/hi3670.dtsi62
-rw-r--r--src/arm64/hisilicon/hi6220-coresight.dtsi6
-rw-r--r--src/arm64/hisilicon/hikey970-pinctrl.dtsi115
-rw-r--r--src/arm64/hisilicon/hip05-d02.dts6
-rw-r--r--src/arm64/hisilicon/hip05.dtsi6
-rw-r--r--src/arm64/hisilicon/hip06-d03.dts6
-rw-r--r--src/arm64/hisilicon/hip06.dtsi6
-rw-r--r--src/arm64/hisilicon/hip07-d05.dts6
-rw-r--r--src/arm64/hisilicon/hip07.dtsi6
-rw-r--r--src/arm64/intel/socfpga_agilex.dtsi444
-rw-r--r--src/arm64/intel/socfpga_agilex_socdk.dts75
-rw-r--r--src/arm64/marvell/armada-8040-clearfog-gt-8k.dts13
-rw-r--r--src/arm64/mediatek/mt2712-pinfunc.h2
-rw-r--r--src/arm64/mediatek/mt2712e.dtsi2
-rw-r--r--src/arm64/mediatek/mt6755-evb.dts10
-rw-r--r--src/arm64/mediatek/mt6795-evb.dts10
-rw-r--r--src/arm64/mediatek/mt6797-evb.dts10
-rw-r--r--src/arm64/mediatek/mt8173-evb.dts10
-rw-r--r--src/arm64/mediatek/mt8173-pinfunc.h10
-rw-r--r--src/arm64/mediatek/mt8173.dtsi35
-rw-r--r--src/arm64/mediatek/mt8183-pinfunc.h1120
-rw-r--r--src/arm64/nvidia/tegra186-p2771-0000.dts115
-rw-r--r--src/arm64/nvidia/tegra186-p3310.dtsi42
-rw-r--r--src/arm64/nvidia/tegra186.dtsi147
-rw-r--r--src/arm64/nvidia/tegra194-p2888.dtsi1
-rw-r--r--src/arm64/nvidia/tegra194-p2972-0000.dts2
-rw-r--r--src/arm64/nvidia/tegra210-p2180.dtsi6
-rw-r--r--src/arm64/nvidia/tegra210-p2371-2180.dts12
-rw-r--r--src/arm64/nvidia/tegra210-p2597.dtsi5
-rw-r--r--src/arm64/nvidia/tegra210-p2894.dtsi6
-rw-r--r--src/arm64/nvidia/tegra210-p3450-0000.dts650
-rw-r--r--src/arm64/nvidia/tegra210-smaug.dts12
-rw-r--r--src/arm64/nvidia/tegra210.dtsi41
-rw-r--r--src/arm64/qcom/apq8016-sbc.dts10
-rw-r--r--src/arm64/qcom/apq8016-sbc.dtsi10
-rw-r--r--src/arm64/qcom/apq8096-db820c-pins.dtsi62
-rw-r--r--src/arm64/qcom/apq8096-db820c-pmic-pins.dtsi8
-rw-r--r--src/arm64/qcom/apq8096-db820c.dts10
-rw-r--r--src/arm64/qcom/apq8096-db820c.dtsi131
-rw-r--r--src/arm64/qcom/ipq8074-hk01.dts10
-rw-r--r--src/arm64/qcom/ipq8074.dtsi10
-rw-r--r--src/arm64/qcom/msm8916-mtp.dts10
-rw-r--r--src/arm64/qcom/msm8916-mtp.dtsi10
-rw-r--r--src/arm64/qcom/msm8916-pins.dtsi10
-rw-r--r--src/arm64/qcom/msm8916.dtsi56
-rw-r--r--src/arm64/qcom/msm8992-bullhead-rev-101.dts10
-rw-r--r--src/arm64/qcom/msm8992-pins.dtsi10
-rw-r--r--src/arm64/qcom/msm8992.dtsi10
-rw-r--r--src/arm64/qcom/msm8994-angler-rev-101.dts10
-rw-r--r--src/arm64/qcom/msm8994-pins.dtsi10
-rw-r--r--src/arm64/qcom/msm8994-smd-rpm.dtsi10
-rw-r--r--src/arm64/qcom/msm8994.dtsi10
-rw-r--r--src/arm64/qcom/msm8996-mtp.dts10
-rw-r--r--src/arm64/qcom/msm8996-mtp.dtsi10
-rw-r--r--src/arm64/qcom/msm8996-pins.dtsi53
-rw-r--r--src/arm64/qcom/msm8996.dtsi568
-rw-r--r--src/arm64/qcom/msm8998-mtp.dtsi60
-rw-r--r--src/arm64/qcom/msm8998.dtsi315
-rw-r--r--src/arm64/qcom/pm8005.dtsi1
-rw-r--r--src/arm64/qcom/pm8998.dtsi3
-rw-r--r--src/arm64/qcom/pmi8994.dtsi1
-rw-r--r--src/arm64/qcom/pmi8998.dtsi1
-rw-r--r--src/arm64/qcom/pms405.dtsi11
-rw-r--r--src/arm64/qcom/qcs404-evb-1000.dts3
-rw-r--r--src/arm64/qcom/qcs404-evb-4000.dts85
-rw-r--r--src/arm64/qcom/qcs404-evb.dtsi95
-rw-r--r--src/arm64/qcom/qcs404.dtsi23
-rw-r--r--src/arm64/qcom/sdm845-mtp.dts8
-rw-r--r--src/arm64/qcom/sdm845.dtsi427
-rw-r--r--src/arm64/renesas/cat875.dtsi22
-rw-r--r--src/arm64/renesas/r8a774a1.dtsi12
-rw-r--r--src/arm64/renesas/r8a774c0-cat874.dts62
-rw-r--r--src/arm64/renesas/r8a774c0.dtsi44
-rw-r--r--src/arm64/renesas/r8a7795.dtsi72
-rw-r--r--src/arm64/renesas/r8a7796-salvator-x.dts1
-rw-r--r--src/arm64/renesas/r8a7796-salvator-xs.dts1
-rw-r--r--src/arm64/renesas/r8a7796.dtsi13
-rw-r--r--src/arm64/renesas/r8a77965.dtsi324
-rw-r--r--src/arm64/renesas/r8a77980.dtsi16
-rw-r--r--src/arm64/renesas/r8a77990-ebisu.dts53
-rw-r--r--src/arm64/renesas/r8a77990.dtsi74
-rw-r--r--src/arm64/renesas/r8a77995-draak.dts32
-rw-r--r--src/arm64/renesas/salvator-common.dtsi73
-rw-r--r--src/arm64/rockchip/px30-evb.dts4
-rw-r--r--src/arm64/rockchip/rk3328-evb.dts2
-rw-r--r--src/arm64/rockchip/rk3328-roc-cc.dts53
-rw-r--r--src/arm64/rockchip/rk3328-rock64.dts33
-rw-r--r--src/arm64/rockchip/rk3328.dtsi7
-rw-r--r--src/arm64/rockchip/rk3368-evb.dtsi34
-rw-r--r--src/arm64/rockchip/rk3368-geekbox.dts8
-rw-r--r--src/arm64/rockchip/rk3368-lion-haikou.dts14
-rw-r--r--src/arm64/rockchip/rk3368-lion.dtsi10
-rw-r--r--src/arm64/rockchip/rk3368-orion-r68-meta.dts46
-rw-r--r--src/arm64/rockchip/rk3368-px5-evb.dts6
-rw-r--r--src/arm64/rockchip/rk3368-r88.dts36
-rw-r--r--src/arm64/rockchip/rk3368.dtsi240
-rw-r--r--src/arm64/rockchip/rk3399-evb.dts6
-rw-r--r--src/arm64/rockchip/rk3399-ficus.dts18
-rw-r--r--src/arm64/rockchip/rk3399-gru-bob.dts2
-rw-r--r--src/arm64/rockchip/rk3399-gru-chromebook.dtsi14
-rw-r--r--src/arm64/rockchip/rk3399-gru-kevin.dts8
-rw-r--r--src/arm64/rockchip/rk3399-gru-scarlet.dtsi68
-rw-r--r--src/arm64/rockchip/rk3399-gru.dtsi56
-rw-r--r--src/arm64/rockchip/rk3399-nanopc-t4.dts69
-rw-r--r--src/arm64/rockchip/rk3399-nanopi-neo4.dts50
-rw-r--r--src/arm64/rockchip/rk3399-nanopi4.dtsi27
-rw-r--r--src/arm64/rockchip/rk3399-orangepi.dts790
-rw-r--r--src/arm64/rockchip/rk3399-puma-haikou.dts12
-rw-r--r--src/arm64/rockchip/rk3399-puma.dtsi21
-rw-r--r--src/arm64/rockchip/rk3399-rock-pi-4.dts5
-rw-r--r--src/arm64/rockchip/rk3399-rock960.dtsi77
-rw-r--r--src/arm64/rockchip/rk3399-rockpro64.dts6
-rw-r--r--src/arm64/rockchip/rk3399-sapphire.dtsi4
-rw-r--r--src/arm64/rockchip/rk3399.dtsi314
-rw-r--r--src/arm64/sprd/whale2.dtsi16
-rw-r--r--src/arm64/xilinx/zynqmp-zc1751-xm016-dc2.dts1
-rw-r--r--src/arm64/xilinx/zynqmp-zcu102-revA.dts1
-rw-r--r--src/arm64/xilinx/zynqmp-zcu102-revB.dts1
-rw-r--r--src/arm64/xilinx/zynqmp-zcu104-revA.dts1
-rw-r--r--src/arm64/xilinx/zynqmp-zcu106-revA.dts1
-rw-r--r--src/arm64/xilinx/zynqmp-zcu111-revA.dts1
-rw-r--r--src/c6x/dsk6455.dts7
-rw-r--r--src/c6x/evmc6457.dts7
-rw-r--r--src/c6x/evmc6472.dts7
-rw-r--r--src/c6x/evmc6474.dts7
-rw-r--r--src/c6x/evmc6678.dts7
-rw-r--r--src/mips/cavium-octeon/dlink_dsr-1000n.dts5
-rw-r--r--src/mips/cavium-octeon/dlink_dsr-500n-1000n.dtsi5
-rw-r--r--src/mips/cavium-octeon/dlink_dsr-500n.dts5
-rw-r--r--src/mips/cavium-octeon/ubnt_e100.dts5
-rw-r--r--src/mips/img/pistachio.dtsi5
-rw-r--r--src/mips/img/pistachio_marduk.dts5
-rw-r--r--src/mips/pic32/pic32mzda.dtsi6
-rw-r--r--src/mips/pic32/pic32mzda_sk.dts6
-rwxr-xr-xsrc/nios2/10m50_devboard.dts13
-rw-r--r--src/nios2/3c120_devboard.dts14
-rw-r--r--src/powerpc/a3m071.dts6
-rw-r--r--src/powerpc/a4m072.dts6
-rw-r--r--src/powerpc/ac14xx.dts6
-rw-r--r--src/powerpc/adder875-redboot.dts6
-rw-r--r--src/powerpc/adder875-uboot.dts6
-rw-r--r--src/powerpc/amigaone.dts6
-rw-r--r--src/powerpc/arches.dts16
-rw-r--r--src/powerpc/asp834x-redboot.dts6
-rw-r--r--src/powerpc/bluestone.dts17
-rw-r--r--src/powerpc/charon.dts6
-rw-r--r--src/powerpc/cm5200.dts6
-rw-r--r--src/powerpc/digsy_mtc.dts6
-rw-r--r--src/powerpc/ep8248e.dts6
-rw-r--r--src/powerpc/ep88xc.dts6
-rw-r--r--src/powerpc/fsl/b4qds.dtsi1
-rw-r--r--src/powerpc/fsl/bsc9131rdb.dts6
-rw-r--r--src/powerpc/fsl/bsc9132qds.dts6
-rw-r--r--src/powerpc/fsl/cyrus_p5020.dts6
-rw-r--r--src/powerpc/fsl/ge_imp3a.dts6
-rw-r--r--src/powerpc/fsl/gef_ppc9a.dts6
-rw-r--r--src/powerpc/fsl/gef_sbc310.dts6
-rw-r--r--src/powerpc/fsl/gef_sbc610.dts6
-rw-r--r--src/powerpc/fsl/kmcent2.dts6
-rw-r--r--src/powerpc/fsl/kmcoge4.dts6
-rw-r--r--src/powerpc/fsl/mpc8536ds.dts6
-rw-r--r--src/powerpc/fsl/mpc8536ds_36b.dts6
-rw-r--r--src/powerpc/fsl/mpc8540ads.dts6
-rw-r--r--src/powerpc/fsl/mpc8541cds.dts6
-rw-r--r--src/powerpc/fsl/mpc8544ds.dts6
-rw-r--r--src/powerpc/fsl/mpc8548cds_32b.dts6
-rw-r--r--src/powerpc/fsl/mpc8548cds_36b.dts6
-rw-r--r--src/powerpc/fsl/mpc8555cds.dts6
-rw-r--r--src/powerpc/fsl/mpc8560ads.dts6
-rw-r--r--src/powerpc/fsl/mpc8568mds.dts6
-rw-r--r--src/powerpc/fsl/mpc8569mds.dts6
-rw-r--r--src/powerpc/fsl/mpc8572ds.dts6
-rw-r--r--src/powerpc/fsl/mpc8572ds_36b.dts6
-rw-r--r--src/powerpc/fsl/mpc8572ds_camp_core0.dts6
-rw-r--r--src/powerpc/fsl/mpc8572ds_camp_core1.dts6
-rw-r--r--src/powerpc/fsl/mpc8641_hpcn.dts6
-rw-r--r--src/powerpc/fsl/mpc8641_hpcn_36b.dts6
-rw-r--r--src/powerpc/fsl/mpc8641si-post.dtsi7
-rw-r--r--src/powerpc/fsl/mpc8641si-pre.dtsi7
-rw-r--r--src/powerpc/fsl/mvme2500.dts6
-rw-r--r--src/powerpc/fsl/mvme7100.dts7
-rw-r--r--src/powerpc/fsl/p1010rdb-pa.dts6
-rw-r--r--src/powerpc/fsl/p1010rdb-pb.dts6
-rw-r--r--src/powerpc/fsl/p1020rdb-pc_camp_core0.dts6
-rw-r--r--src/powerpc/fsl/p1020rdb-pc_camp_core1.dts6
-rw-r--r--src/powerpc/fsl/p1020rdb.dts6
-rw-r--r--src/powerpc/fsl/p1020rdb_36b.dts6
-rw-r--r--src/powerpc/fsl/p1021mds.dts6
-rw-r--r--src/powerpc/fsl/p2020ds.dts6
-rw-r--r--src/powerpc/fsl/p2020rdb.dts6
-rw-r--r--src/powerpc/fsl/ppa8548.dts6
-rw-r--r--src/powerpc/fsl/sbc8641d.dts6
-rw-r--r--src/powerpc/gamecube.dts7
-rw-r--r--src/powerpc/klondike.dts17
-rw-r--r--src/powerpc/kmeter1.dts6
-rw-r--r--src/powerpc/lite5200.dts6
-rw-r--r--src/powerpc/lite5200b.dts6
-rw-r--r--src/powerpc/media5200.dts6
-rw-r--r--src/powerpc/mgcoge.dts6
-rw-r--r--src/powerpc/motionpro.dts6
-rw-r--r--src/powerpc/mpc5121.dtsi6
-rw-r--r--src/powerpc/mpc5121ads.dts6
-rw-r--r--src/powerpc/mpc5125twr.dts6
-rw-r--r--src/powerpc/mpc5200b.dtsi6
-rw-r--r--src/powerpc/mpc7448hpc2.dts6
-rw-r--r--src/powerpc/mpc8272ads.dts6
-rw-r--r--src/powerpc/mpc8308_p1m.dts6
-rw-r--r--src/powerpc/mpc8308rdb.dts6
-rw-r--r--src/powerpc/mpc8313erdb.dts6
-rw-r--r--src/powerpc/mpc8315erdb.dts6
-rw-r--r--src/powerpc/mpc832x_mds.dts5
-rw-r--r--src/powerpc/mpc832x_rdb.dts6
-rw-r--r--src/powerpc/mpc8349emitx.dts6
-rw-r--r--src/powerpc/mpc8349emitxgp.dts6
-rw-r--r--src/powerpc/mpc834x_mds.dts6
-rw-r--r--src/powerpc/mpc836x_mds.dts6
-rw-r--r--src/powerpc/mpc836x_rdk.dts6
-rw-r--r--src/powerpc/mpc8377_mds.dts6
-rw-r--r--src/powerpc/mpc8377_rdb.dts6
-rw-r--r--src/powerpc/mpc8377_wlan.dts6
-rw-r--r--src/powerpc/mpc8378_mds.dts6
-rw-r--r--src/powerpc/mpc8378_rdb.dts6
-rw-r--r--src/powerpc/mpc8379_mds.dts6
-rw-r--r--src/powerpc/mpc8379_rdb.dts6
-rw-r--r--src/powerpc/mpc8610_hpcd.dts5
-rw-r--r--src/powerpc/mpc866ads.dts6
-rw-r--r--src/powerpc/mpc885ads.dts6
-rw-r--r--src/powerpc/mucmc52.dts6
-rw-r--r--src/powerpc/o2d.dts6
-rw-r--r--src/powerpc/o2d.dtsi6
-rw-r--r--src/powerpc/o2d300.dts6
-rw-r--r--src/powerpc/o2dnt2.dts6
-rw-r--r--src/powerpc/o2i.dts6
-rw-r--r--src/powerpc/o2mnt.dts6
-rw-r--r--src/powerpc/o3dnt.dts6
-rw-r--r--src/powerpc/pcm030.dts6
-rw-r--r--src/powerpc/pcm032.dts6
-rw-r--r--src/powerpc/pdm360ng.dts6
-rw-r--r--src/powerpc/pq2fads.dts6
-rw-r--r--src/powerpc/ps3.dts14
-rw-r--r--src/powerpc/sbc8548-altflash.dts6
-rw-r--r--src/powerpc/sbc8548-post.dtsi6
-rw-r--r--src/powerpc/sbc8548-pre.dtsi6
-rw-r--r--src/powerpc/sbc8548.dts6
-rw-r--r--src/powerpc/socrates.dts6
-rw-r--r--src/powerpc/stx_gp3_8560.dts6
-rw-r--r--src/powerpc/stxssa8555.dts6
-rw-r--r--src/powerpc/tqm5200.dts6
-rw-r--r--src/powerpc/tqm8540.dts6
-rw-r--r--src/powerpc/tqm8541.dts6
-rw-r--r--src/powerpc/tqm8548-bigflash.dts6
-rw-r--r--src/powerpc/tqm8548.dts6
-rw-r--r--src/powerpc/tqm8555.dts6
-rw-r--r--src/powerpc/tqm8560.dts6
-rw-r--r--src/powerpc/tqm8xx.dts6
-rw-r--r--src/powerpc/uc101.dts6
-rw-r--r--src/powerpc/wii.dts7
-rw-r--r--src/powerpc/xcalibur1501.dts5
-rw-r--r--src/powerpc/xpedite5200.dts5
-rw-r--r--src/powerpc/xpedite5200_xmon.dts5
-rw-r--r--src/powerpc/xpedite5301.dts5
-rw-r--r--src/powerpc/xpedite5330.dts5
-rw-r--r--src/powerpc/xpedite5370.dts5
-rw-r--r--src/riscv/sifive/fu540-c000.dtsi221
-rw-r--r--src/riscv/sifive/hifive-unleashed-a00.dts78
-rw-r--r--src/x86/falconfalls.dts5
1719 files changed, 33865 insertions, 12539 deletions
diff --git a/.gitignore b/.gitignore
new file mode 100644
index 000000000000..5023c8e066cb
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,4 @@
+.*
+!.gitignore
+*.dtb
+
diff --git a/Bindings/Makefile b/Bindings/Makefile
index 63b139f9ae28..8a2774b5834b 100644
--- a/Bindings/Makefile
+++ b/Bindings/Makefile
@@ -5,7 +5,7 @@ DT_MK_SCHEMA ?= dt-mk-schema
DT_MK_SCHEMA_FLAGS := $(if $(DT_SCHEMA_FILES), -u)
quiet_cmd_chk_binding = CHKDT $(patsubst $(srctree)/%,%,$<)
- cmd_chk_binding = $(DT_DOC_CHECKER) $< ; \
+ cmd_chk_binding = $(DT_DOC_CHECKER) -u $(srctree)/$(src) $< ; \
$(DT_EXTRACT_EX) $< > $@
$(obj)/%.example.dts: $(src)/%.yaml FORCE
diff --git a/Bindings/arm/altera/socfpga-system.txt b/Bindings/arm/altera/socfpga-system.txt
index f4d04a067282..82edbaaa3f85 100644
--- a/Bindings/arm/altera/socfpga-system.txt
+++ b/Bindings/arm/altera/socfpga-system.txt
@@ -11,3 +11,15 @@ Example:
reg = <0xffd08000 0x1000>;
cpu1-start-addr = <0xffd080c4>;
};
+
+ARM64 - Stratix10
+Required properties:
+- compatible : "altr,sys-mgr-s10"
+- reg : Should contain 1 register range(address and length)
+ for system manager register.
+
+Example:
+ sysmgr@ffd12000 {
+ compatible = "altr,sys-mgr-s10";
+ reg = <0xffd12000 0x228>;
+ };
diff --git a/Bindings/arm/amlogic.txt b/Bindings/arm/amlogic.txt
index 7f40cb5f490b..061f7b98a07f 100644
--- a/Bindings/arm/amlogic.txt
+++ b/Bindings/arm/amlogic.txt
@@ -110,6 +110,7 @@ Board compatible values (alphabetically, grouped by SoC):
- "amlogic,u200" (Meson g12a s905d2)
- "amediatech,x96-max" (Meson g12a s905x2)
+ - "seirobotics,sei510" (Meson g12a s905x2)
Amlogic Meson Firmware registers Interface
------------------------------------------
diff --git a/Bindings/arm/arm-boards b/Bindings/arm/arm-boards
index b6e810c2781a..abff8d834a6a 100644
--- a/Bindings/arm/arm-boards
+++ b/Bindings/arm/arm-boards
@@ -216,7 +216,7 @@ Example:
#size-cells = <0>;
A57_0: cpu@0 {
- compatible = "arm,cortex-a57","arm,armv8";
+ compatible = "arm,cortex-a57";
reg = <0x0 0x0>;
device_type = "cpu";
enable-method = "psci";
@@ -225,7 +225,7 @@ Example:
.....
A53_0: cpu@100 {
- compatible = "arm,cortex-a53","arm,armv8";
+ compatible = "arm,cortex-a53";
reg = <0x0 0x100>;
device_type = "cpu";
enable-method = "psci";
diff --git a/Bindings/arm/atmel-at91.txt b/Bindings/arm/atmel-at91.txt
index 4bf1b4da7659..99dee23c74a4 100644
--- a/Bindings/arm/atmel-at91.txt
+++ b/Bindings/arm/atmel-at91.txt
@@ -25,6 +25,7 @@ compatible: must be one of:
o "atmel,at91sam9n12"
o "atmel,at91sam9rl"
o "atmel,at91sam9xe"
+ o "microchip,sam9x60"
* "atmel,sama5" for SoCs using a Cortex-A5, shall be extended with the specific
SoC family:
o "atmel,sama5d2" shall be extended with the specific SoC compatible:
diff --git a/Bindings/arm/atmel-sysregs.txt b/Bindings/arm/atmel-sysregs.txt
index e61d00e25b95..9fbde401a090 100644
--- a/Bindings/arm/atmel-sysregs.txt
+++ b/Bindings/arm/atmel-sysregs.txt
@@ -84,7 +84,7 @@ SHDWC SAMA5D2-Compatible Shutdown Controller
1) shdwc node
required properties:
-- compatible: should be "atmel,sama5d2-shdwc".
+- compatible: should be "atmel,sama5d2-shdwc" or "microchip,sam9x60-shdwc".
- reg: should contain registers location and length
- clocks: phandle to input clock.
- #address-cells: should be one. The cell is the wake-up input index.
@@ -96,6 +96,9 @@ optional properties:
microseconds. It's usually a board-related property.
- atmel,wakeup-rtc-timer: boolean to enable Real-Time Clock wake-up.
+optional microchip,sam9x60-shdwc properties:
+- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
+
The node contains child nodes for each wake-up input that the platform uses.
2) input nodes
diff --git a/Bindings/arm/coresight.txt b/Bindings/arm/coresight.txt
index f8aff65ab921..8a88ddebc1a2 100644
--- a/Bindings/arm/coresight.txt
+++ b/Bindings/arm/coresight.txt
@@ -8,7 +8,8 @@ through the intermediate links connecting the source to the currently selected
sink. Each CoreSight component device should use these properties to describe
its hardware characteristcs.
-* Required properties for all components *except* non-configurable replicators:
+* Required properties for all components *except* non-configurable replicators
+ and non-configurable funnels:
* compatible: These have to be supplemented with "arm,primecell" as
drivers are using the AMBA bus interface. Possible values include:
@@ -24,8 +25,10 @@ its hardware characteristcs.
discovered at boot time when the device is probed.
"arm,coresight-tmc", "arm,primecell";
- - Trace Funnel:
- "arm,coresight-funnel", "arm,primecell";
+ - Trace Programmable Funnel:
+ "arm,coresight-dynamic-funnel", "arm,primecell";
+ "arm,coresight-funnel", "arm,primecell"; (OBSOLETE. For
+ backward compatibility and will be removed)
- Embedded Trace Macrocell (version 3.x) and
Program Flow Trace Macrocell:
@@ -65,11 +68,17 @@ its hardware characteristcs.
"stm-stimulus-base", each corresponding to the areas defined in "reg".
* Required properties for devices that don't show up on the AMBA bus, such as
- non-configurable replicators:
+ non-configurable replicators and non-configurable funnels:
* compatible: Currently supported value is (note the absence of the
AMBA markee):
- - "arm,coresight-replicator"
+ - Coresight Non-configurable Replicator:
+ "arm,coresight-static-replicator";
+ "arm,coresight-replicator"; (OBSOLETE. For backward
+ compatibility and will be removed)
+
+ - Coresight Non-configurable Funnel:
+ "arm,coresight-static-funnel";
* port or ports: see "Graph bindings for Coresight" below.
@@ -169,7 +178,7 @@ Example:
/* non-configurable replicators don't show up on the
* AMBA bus. As such no need to add "arm,primecell".
*/
- compatible = "arm,coresight-replicator";
+ compatible = "arm,coresight-static-replicator";
out-ports {
#address-cells = <1>;
@@ -200,8 +209,45 @@ Example:
};
};
+ funnel {
+ /*
+ * non-configurable funnel don't show up on the AMBA
+ * bus. As such no need to add "arm,primecell".
+ */
+ compatible = "arm,coresight-static-funnel";
+ clocks = <&crg_ctrl HI3660_PCLK>;
+ clock-names = "apb_pclk";
+
+ out-ports {
+ port {
+ combo_funnel_out: endpoint {
+ remote-endpoint = <&top_funnel_in>;
+ };
+ };
+ };
+
+ in-ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ port@0 {
+ reg = <0>;
+ combo_funnel_in0: endpoint {
+ remote-endpoint = <&cluster0_etf_out>;
+ };
+ };
+
+ port@1 {
+ reg = <1>;
+ combo_funnel_in1: endpoint {
+ remote-endpoint = <&cluster1_etf_out>;
+ };
+ };
+ };
+ };
+
funnel@20040000 {
- compatible = "arm,coresight-funnel", "arm,primecell";
+ compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
reg = <0 0x20040000 0 0x1000>;
clocks = <&oscclk6a>;
diff --git a/Bindings/arm/cpu-capacity.txt b/Bindings/arm/cpu-capacity.txt
index 96fa46cb133c..380e21c5fc7e 100644
--- a/Bindings/arm/cpu-capacity.txt
+++ b/Bindings/arm/cpu-capacity.txt
@@ -118,7 +118,7 @@ cpus {
};
A57_0: cpu@0 {
- compatible = "arm,cortex-a57","arm,armv8";
+ compatible = "arm,cortex-a57";
reg = <0x0 0x0>;
device_type = "cpu";
enable-method = "psci";
@@ -129,7 +129,7 @@ cpus {
};
A57_1: cpu@1 {
- compatible = "arm,cortex-a57","arm,armv8";
+ compatible = "arm,cortex-a57";
reg = <0x0 0x1>;
device_type = "cpu";
enable-method = "psci";
@@ -140,7 +140,7 @@ cpus {
};
A53_0: cpu@100 {
- compatible = "arm,cortex-a53","arm,armv8";
+ compatible = "arm,cortex-a53";
reg = <0x0 0x100>;
device_type = "cpu";
enable-method = "psci";
@@ -151,7 +151,7 @@ cpus {
};
A53_1: cpu@101 {
- compatible = "arm,cortex-a53","arm,armv8";
+ compatible = "arm,cortex-a53";
reg = <0x0 0x101>;
device_type = "cpu";
enable-method = "psci";
@@ -162,7 +162,7 @@ cpus {
};
A53_2: cpu@102 {
- compatible = "arm,cortex-a53","arm,armv8";
+ compatible = "arm,cortex-a53";
reg = <0x0 0x102>;
device_type = "cpu";
enable-method = "psci";
@@ -173,7 +173,7 @@ cpus {
};
A53_3: cpu@103 {
- compatible = "arm,cortex-a53","arm,armv8";
+ compatible = "arm,cortex-a53";
reg = <0x0 0x103>;
device_type = "cpu";
enable-method = "psci";
diff --git a/Bindings/arm/cpus.yaml b/Bindings/arm/cpus.yaml
index 82dd7582e945..591bbd012d63 100644
--- a/Bindings/arm/cpus.yaml
+++ b/Bindings/arm/cpus.yaml
@@ -67,6 +67,7 @@ properties:
patternProperties:
'^cpu@[0-9a-f]+$':
+ type: object
properties:
device_type:
const: cpu
diff --git a/Bindings/arm/freescale/fsl,scu.txt b/Bindings/arm/freescale/fsl,scu.txt
index 72d481c8dd48..5d7dbabbb784 100644
--- a/Bindings/arm/freescale/fsl,scu.txt
+++ b/Bindings/arm/freescale/fsl,scu.txt
@@ -22,9 +22,11 @@ Required properties:
-------------------
- compatible: should be "fsl,imx-scu".
- mbox-names: should include "tx0", "tx1", "tx2", "tx3",
- "rx0", "rx1", "rx2", "rx3".
-- mboxes: List of phandle of 4 MU channels for tx and 4 MU channels
- for rx. All 8 MU channels must be in the same MU instance.
+ "rx0", "rx1", "rx2", "rx3";
+ include "gip3" if want to support general MU interrupt.
+- mboxes: List of phandle of 4 MU channels for tx, 4 MU channels for
+ rx, and 1 optional MU channel for general interrupt.
+ All MU channels must be in the same MU instance.
Cross instances are not allowed. The MU instance can only
be one of LSIO MU0~M4 for imx8qxp and imx8qm. Users need
to make sure use the one which is not conflict with other
@@ -34,6 +36,7 @@ Required properties:
Channel 1 must be "tx1" or "rx1".
Channel 2 must be "tx2" or "rx2".
Channel 3 must be "tx3" or "rx3".
+ General interrupt rx channel must be "gip3".
e.g.
mboxes = <&lsio_mu1 0 0
&lsio_mu1 0 1
@@ -42,10 +45,18 @@ Required properties:
&lsio_mu1 1 0
&lsio_mu1 1 1
&lsio_mu1 1 2
- &lsio_mu1 1 3>;
+ &lsio_mu1 1 3
+ &lsio_mu1 3 3>;
See Documentation/devicetree/bindings/mailbox/fsl,mu.txt
for detailed mailbox binding.
+Note: Each mu which supports general interrupt should have an alias correctly
+numbered in "aliases" node.
+e.g.
+aliases {
+ mu1 = &lsio_mu1;
+};
+
i.MX SCU Client Device Node:
============================================================
@@ -124,6 +135,10 @@ Required properties:
Example (imx8qxp):
-------------
+aliases {
+ mu1 = &lsio_mu1;
+};
+
lsio_mu1: mailbox@5d1c0000 {
...
#mbox-cells = <2>;
@@ -133,7 +148,8 @@ firmware {
scu {
compatible = "fsl,imx-scu";
mbox-names = "tx0", "tx1", "tx2", "tx3",
- "rx0", "rx1", "rx2", "rx3";
+ "rx0", "rx1", "rx2", "rx3",
+ "gip3";
mboxes = <&lsio_mu1 0 0
&lsio_mu1 0 1
&lsio_mu1 0 2
@@ -141,7 +157,8 @@ firmware {
&lsio_mu1 1 0
&lsio_mu1 1 1
&lsio_mu1 1 2
- &lsio_mu1 1 3>;
+ &lsio_mu1 1 3
+ &lsio_mu1 3 3>;
clk: clk {
compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
diff --git a/Bindings/arm/fsl.yaml b/Bindings/arm/fsl.yaml
index 7e2cd6ad26bd..407138ebc0d0 100644
--- a/Bindings/arm/fsl.yaml
+++ b/Bindings/arm/fsl.yaml
@@ -51,6 +51,13 @@ properties:
- const: i2se,duckbill-2
- const: fsl,imx28
+ - description: i.MX50 based Boards
+ items:
+ - enum:
+ - fsl,imx50-evk
+ - kobo,aura
+ - const: fsl,imx50
+
- description: i.MX51 Babbage Board
items:
- enum:
@@ -67,6 +74,7 @@ properties:
- fsl,imx53-evk
- fsl,imx53-qsb
- fsl,imx53-smd
+ - menlo,m53menlo
- const: fsl,imx53
- description: i.MX6Q based Boards
@@ -90,6 +98,7 @@ properties:
- description: i.MX6DL based Boards
items:
- enum:
+ - eckelmann,imx6dl-ci4x10
- fsl,imx6dl-sabreauto # i.MX6 DualLite/Solo SABRE Automotive Board
- fsl,imx6dl-sabresd # i.MX6 DualLite SABRE Smart Device Board
- technologic,imx6dl-ts4900
@@ -137,10 +146,18 @@ properties:
- const: fsl,imx6ull # This seems odd. Should be last?
- const: fsl,imx6ulz
+ - description: i.MX7S based Boards
+ items:
+ - enum:
+ - tq,imx7s-mba7 # i.MX7S TQ MBa7 with TQMa7S SoM
+ - const: fsl,imx7s
+
- description: i.MX7D based Boards
items:
- enum:
- fsl,imx7d-sdb # i.MX7 SabreSD Board
+ - tq,imx7d-mba7 # i.MX7D TQ MBa7 with TQMa7D SoM
+ - zii,imx7d-rpu2 # ZII RPU2 Board
- const: fsl,imx7d
- description:
@@ -154,6 +171,12 @@ properties:
- const: compulab,cl-som-imx7
- const: fsl,imx7d
+ - description: i.MX8MM based Boards
+ items:
+ - enum:
+ - fsl,imx8mm-evk # i.MX8MM EVK Board
+ - const: fsl,imx8mm
+
- description: i.MX8QXP based Boards
items:
- enum:
@@ -176,6 +199,19 @@ properties:
- fsl,vf610
- fsl,vf610m4
+ - description: ZII's VF610 based Boards
+ items:
+ - enum:
+ - zii,vf610cfu1 # ZII VF610 CFU1 Board
+ - zii,vf610dev-c # ZII VF610 Development Board, Rev C
+ - zii,vf610dev-b # ZII VF610 Development Board, Rev B
+ - zii,vf610scu4-aib # ZII VF610 SCU4 AIB
+ - zii,vf610dtu # ZII VF610 SSMB DTU Board
+ - zii,vf610spu3 # ZII VF610 SSMB SPU3 Board
+ - zii,vf610spb4 # ZII VF610 SPB4 Board
+ - const: zii,vf610dev
+ - const: fsl,vf610
+
- description: LS1012A based Boards
items:
- enum:
diff --git a/Bindings/arm/intel-ixp4xx.yaml b/Bindings/arm/intel-ixp4xx.yaml
new file mode 100644
index 000000000000..f4f7451e5e8a
--- /dev/null
+++ b/Bindings/arm/intel-ixp4xx.yaml
@@ -0,0 +1,22 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/intel-ixp4xx.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Intel IXP4xx Device Tree Bindings
+
+maintainers:
+ - Linus Walleij <linus.walleij@linaro.org>
+
+properties:
+ compatible:
+ oneOf:
+ - items:
+ - enum:
+ - linksys,nslu2
+ - const: intel,ixp42x
+ - items:
+ - enum:
+ - gateworks,gw2358
+ - const: intel,ixp43x
diff --git a/Bindings/arm/keystone/ti,sci.txt b/Bindings/arm/keystone/ti,sci.txt
index b56a02c10ae6..6f0cd31c1520 100644
--- a/Bindings/arm/keystone/ti,sci.txt
+++ b/Bindings/arm/keystone/ti,sci.txt
@@ -24,7 +24,8 @@ relationship between the TI-SCI parent node to the child node.
Required properties:
-------------------
-- compatible: should be "ti,k2g-sci"
+- compatible: should be "ti,k2g-sci" for TI 66AK2G SoC
+ should be "ti,am654-sci" for for TI AM654 SoC
- mbox-names:
"rx" - Mailbox corresponding to receive path
"tx" - Mailbox corresponding to transmit path
diff --git a/Bindings/arm/mediatek/mediatek,apmixedsys.txt b/Bindings/arm/mediatek/mediatek,apmixedsys.txt
index de4075413d91..161e63a6c254 100644
--- a/Bindings/arm/mediatek/mediatek,apmixedsys.txt
+++ b/Bindings/arm/mediatek/mediatek,apmixedsys.txt
@@ -14,6 +14,8 @@ Required Properties:
- "mediatek,mt7629-apmixedsys"
- "mediatek,mt8135-apmixedsys"
- "mediatek,mt8173-apmixedsys"
+ - "mediatek,mt8183-apmixedsys", "syscon"
+ - "mediatek,mt8516-apmixedsys"
- #clock-cells: Must be 1
The apmixedsys controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,audsys.txt b/Bindings/arm/mediatek/mediatek,audsys.txt
index d1606b2c3e63..f3cef1a6d95c 100644
--- a/Bindings/arm/mediatek/mediatek,audsys.txt
+++ b/Bindings/arm/mediatek/mediatek,audsys.txt
@@ -9,6 +9,7 @@ Required Properties:
- "mediatek,mt2701-audsys", "syscon"
- "mediatek,mt7622-audsys", "syscon"
- "mediatek,mt7623-audsys", "mediatek,mt2701-audsys", "syscon"
+ - "mediatek,mt8183-audiosys", "syscon"
- #clock-cells: Must be 1
The AUDSYS controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,camsys.txt b/Bindings/arm/mediatek/mediatek,camsys.txt
new file mode 100644
index 000000000000..d8930f64aa98
--- /dev/null
+++ b/Bindings/arm/mediatek/mediatek,camsys.txt
@@ -0,0 +1,22 @@
+MediaTek CAMSYS controller
+============================
+
+The MediaTek camsys controller provides various clocks to the system.
+
+Required Properties:
+
+- compatible: Should be one of:
+ - "mediatek,mt8183-camsys", "syscon"
+- #clock-cells: Must be 1
+
+The camsys controller uses the common clk binding from
+Documentation/devicetree/bindings/clock/clock-bindings.txt
+The available clocks are defined in dt-bindings/clock/mt*-clk.h.
+
+Example:
+
+camsys: camsys@1a000000 {
+ compatible = "mediatek,mt8183-camsys", "syscon";
+ reg = <0 0x1a000000 0 0x1000>;
+ #clock-cells = <1>;
+};
diff --git a/Bindings/arm/mediatek/mediatek,imgsys.txt b/Bindings/arm/mediatek/mediatek,imgsys.txt
index 3f99672163e3..e3bc4a1e7a6e 100644
--- a/Bindings/arm/mediatek/mediatek,imgsys.txt
+++ b/Bindings/arm/mediatek/mediatek,imgsys.txt
@@ -11,6 +11,7 @@ Required Properties:
- "mediatek,mt6797-imgsys", "syscon"
- "mediatek,mt7623-imgsys", "mediatek,mt2701-imgsys", "syscon"
- "mediatek,mt8173-imgsys", "syscon"
+ - "mediatek,mt8183-imgsys", "syscon"
- #clock-cells: Must be 1
The imgsys controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,infracfg.txt b/Bindings/arm/mediatek/mediatek,infracfg.txt
index 417bd83d1378..a90913988d7e 100644
--- a/Bindings/arm/mediatek/mediatek,infracfg.txt
+++ b/Bindings/arm/mediatek/mediatek,infracfg.txt
@@ -15,6 +15,8 @@ Required Properties:
- "mediatek,mt7629-infracfg", "syscon"
- "mediatek,mt8135-infracfg", "syscon"
- "mediatek,mt8173-infracfg", "syscon"
+ - "mediatek,mt8183-infracfg", "syscon"
+ - "mediatek,mt8516-infracfg", "syscon"
- #clock-cells: Must be 1
- #reset-cells: Must be 1
diff --git a/Bindings/arm/mediatek/mediatek,ipu.txt b/Bindings/arm/mediatek/mediatek,ipu.txt
new file mode 100644
index 000000000000..aabc8c5c8ed2
--- /dev/null
+++ b/Bindings/arm/mediatek/mediatek,ipu.txt
@@ -0,0 +1,43 @@
+Mediatek IPU controller
+============================
+
+The Mediatek ipu controller provides various clocks to the system.
+
+Required Properties:
+
+- compatible: Should be one of:
+ - "mediatek,mt8183-ipu_conn", "syscon"
+ - "mediatek,mt8183-ipu_adl", "syscon"
+ - "mediatek,mt8183-ipu_core0", "syscon"
+ - "mediatek,mt8183-ipu_core1", "syscon"
+- #clock-cells: Must be 1
+
+The ipu controller uses the common clk binding from
+Documentation/devicetree/bindings/clock/clock-bindings.txt
+The available clocks are defined in dt-bindings/clock/mt*-clk.h.
+
+Example:
+
+ipu_conn: syscon@19000000 {
+ compatible = "mediatek,mt8183-ipu_conn", "syscon";
+ reg = <0 0x19000000 0 0x1000>;
+ #clock-cells = <1>;
+};
+
+ipu_adl: syscon@19010000 {
+ compatible = "mediatek,mt8183-ipu_adl", "syscon";
+ reg = <0 0x19010000 0 0x1000>;
+ #clock-cells = <1>;
+};
+
+ipu_core0: syscon@19180000 {
+ compatible = "mediatek,mt8183-ipu_core0", "syscon";
+ reg = <0 0x19180000 0 0x1000>;
+ #clock-cells = <1>;
+};
+
+ipu_core1: syscon@19280000 {
+ compatible = "mediatek,mt8183-ipu_core1", "syscon";
+ reg = <0 0x19280000 0 0x1000>;
+ #clock-cells = <1>;
+};
diff --git a/Bindings/arm/mediatek/mediatek,mcucfg.txt b/Bindings/arm/mediatek/mediatek,mcucfg.txt
index b8fb03f3613e..2b882b7ca72e 100644
--- a/Bindings/arm/mediatek/mediatek,mcucfg.txt
+++ b/Bindings/arm/mediatek/mediatek,mcucfg.txt
@@ -7,6 +7,7 @@ Required Properties:
- compatible: Should be one of:
- "mediatek,mt2712-mcucfg", "syscon"
+ - "mediatek,mt8183-mcucfg", "syscon"
- #clock-cells: Must be 1
The mcucfg controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,mfgcfg.txt b/Bindings/arm/mediatek/mediatek,mfgcfg.txt
index 859e67b416d5..72787e7dd227 100644
--- a/Bindings/arm/mediatek/mediatek,mfgcfg.txt
+++ b/Bindings/arm/mediatek/mediatek,mfgcfg.txt
@@ -7,6 +7,7 @@ Required Properties:
- compatible: Should be one of:
- "mediatek,mt2712-mfgcfg", "syscon"
+ - "mediatek,mt8183-mfgcfg", "syscon"
- #clock-cells: Must be 1
The mfgcfg controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,mmsys.txt b/Bindings/arm/mediatek/mediatek,mmsys.txt
index 15d977afad31..545eab717c96 100644
--- a/Bindings/arm/mediatek/mediatek,mmsys.txt
+++ b/Bindings/arm/mediatek/mediatek,mmsys.txt
@@ -11,6 +11,7 @@ Required Properties:
- "mediatek,mt6797-mmsys", "syscon"
- "mediatek,mt7623-mmsys", "mediatek,mt2701-mmsys", "syscon"
- "mediatek,mt8173-mmsys", "syscon"
+ - "mediatek,mt8183-mmsys", "syscon"
- #clock-cells: Must be 1
The mmsys controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,topckgen.txt b/Bindings/arm/mediatek/mediatek,topckgen.txt
index d160c2b4b6fe..a023b8338960 100644
--- a/Bindings/arm/mediatek/mediatek,topckgen.txt
+++ b/Bindings/arm/mediatek/mediatek,topckgen.txt
@@ -14,6 +14,8 @@ Required Properties:
- "mediatek,mt7629-topckgen"
- "mediatek,mt8135-topckgen"
- "mediatek,mt8173-topckgen"
+ - "mediatek,mt8183-topckgen", "syscon"
+ - "mediatek,mt8516-topckgen"
- #clock-cells: Must be 1
The topckgen controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,vdecsys.txt b/Bindings/arm/mediatek/mediatek,vdecsys.txt
index 3212afc753c8..57176bb8dbb5 100644
--- a/Bindings/arm/mediatek/mediatek,vdecsys.txt
+++ b/Bindings/arm/mediatek/mediatek,vdecsys.txt
@@ -11,6 +11,7 @@ Required Properties:
- "mediatek,mt6797-vdecsys", "syscon"
- "mediatek,mt7623-vdecsys", "mediatek,mt2701-vdecsys", "syscon"
- "mediatek,mt8173-vdecsys", "syscon"
+ - "mediatek,mt8183-vdecsys", "syscon"
- #clock-cells: Must be 1
The vdecsys controller uses the common clk binding from
diff --git a/Bindings/arm/mediatek/mediatek,vencsys.txt b/Bindings/arm/mediatek/mediatek,vencsys.txt
index 851545357e94..c9faa6269087 100644
--- a/Bindings/arm/mediatek/mediatek,vencsys.txt
+++ b/Bindings/arm/mediatek/mediatek,vencsys.txt
@@ -9,6 +9,7 @@ Required Properties:
- "mediatek,mt2712-vencsys", "syscon"
- "mediatek,mt6797-vencsys", "syscon"
- "mediatek,mt8173-vencsys", "syscon"
+ - "mediatek,mt8183-vencsys", "syscon"
- #clock-cells: Must be 1
The vencsys controller uses the common clk binding from
diff --git a/Bindings/arm/omap/crossbar.txt b/Bindings/arm/omap/crossbar.txt
index 4cd5d873fc3a..a43e4c7aba3d 100644
--- a/Bindings/arm/omap/crossbar.txt
+++ b/Bindings/arm/omap/crossbar.txt
@@ -41,7 +41,7 @@ Examples:
Consumer:
========
See Documentation/devicetree/bindings/interrupt-controller/interrupts.txt and
-Documentation/devicetree/bindings/interrupt-controller/arm,gic.txt for
+Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml for
further details.
An interrupt consumer on an SoC using crossbar will use:
diff --git a/Bindings/arm/omap/omap.txt b/Bindings/arm/omap/omap.txt
index 2ecc712bf707..1c1e48fd94b5 100644
--- a/Bindings/arm/omap/omap.txt
+++ b/Bindings/arm/omap/omap.txt
@@ -92,6 +92,9 @@ SoCs:
- DRA718
compatible = "ti,dra718", "ti,dra722", "ti,dra72", "ti,dra7"
+- AM5748
+ compatible = "ti,am5748", "ti,dra762", "ti,dra7"
+
- AM5728
compatible = "ti,am5728", "ti,dra742", "ti,dra74", "ti,dra7"
@@ -184,6 +187,9 @@ Boards:
- AM57XX SBC-AM57x
compatible = "compulab,sbc-am57x", "compulab,cl-som-am57x", "ti,am5728", "ti,dra742", "ti,dra74", "ti,dra7"
+- AM5748 IDK
+ compatible = "ti,am5748-idk", "ti,am5748", "ti,dra762", "ti,dra7";
+
- AM5728 IDK
compatible = "ti,am5728-idk", "ti,am5728", "ti,dra742", "ti,dra74", "ti,dra7"
diff --git a/Bindings/arm/rockchip.yaml b/Bindings/arm/rockchip.yaml
index 061a03edf9c8..5c6bbf10abc9 100644
--- a/Bindings/arm/rockchip.yaml
+++ b/Bindings/arm/rockchip.yaml
@@ -97,6 +97,7 @@ properties:
- enum:
- friendlyarm,nanopc-t4
- friendlyarm,nanopi-m4
+ - friendlyarm,nanopi-neo4
- const: rockchip,rk3399
- description: GeekBuying GeekBox
@@ -146,7 +147,7 @@ properties:
- const: google,gru
- const: rockchip,rk3399
- - description: Google Jaq (Haier Chromebook 11 and more)
+ - description: Google Jaq (Haier Chromebook 11 and more w/ uSD)
items:
- const: google,veyron-jaq-rev5
- const: google,veyron-jaq-rev4
@@ -159,6 +160,12 @@ properties:
- description: Google Jerry (Hisense Chromebook C11 and more)
items:
+ - const: google,veyron-jerry-rev15
+ - const: google,veyron-jerry-rev14
+ - const: google,veyron-jerry-rev13
+ - const: google,veyron-jerry-rev12
+ - const: google,veyron-jerry-rev11
+ - const: google,veyron-jerry-rev10
- const: google,veyron-jerry-rev7
- const: google,veyron-jerry-rev6
- const: google,veyron-jerry-rev5
@@ -199,6 +206,17 @@ properties:
- const: google,veyron
- const: rockchip,rk3288
+ - description: Google Mighty (Haier Chromebook 11 and more w/ SD)
+ items:
+ - const: google,veyron-mighty-rev5
+ - const: google,veyron-mighty-rev4
+ - const: google,veyron-mighty-rev3
+ - const: google,veyron-mighty-rev2
+ - const: google,veyron-mighty-rev1
+ - const: google,veyron-mighty
+ - const: google,veyron
+ - const: rockchip,rk3288
+
- description: Google Minnie (Asus Chromebook Flip C100P)
items:
- const: google,veyron-minnie-rev4
@@ -308,6 +326,11 @@ properties:
- const: netxeon,r89
- const: rockchip,rk3288
+ - description: Orange Pi RK3399 board
+ items:
+ - const: rockchip,rk3399-orangepi
+ - const: rockchip,rk3399
+
- description: Phytec phyCORE-RK3288 Rapid Development Kit
items:
- const: phytec,rk3288-pcm-947
diff --git a/Bindings/arm/stm32/stm32-syscon.txt b/Bindings/arm/stm32/stm32-syscon.txt
index 99980aee26e5..c92d411fd023 100644
--- a/Bindings/arm/stm32/stm32-syscon.txt
+++ b/Bindings/arm/stm32/stm32-syscon.txt
@@ -5,10 +5,12 @@ Properties:
- " st,stm32mp157-syscfg " - for stm32mp157 based SoCs,
second value must be always "syscon".
- reg : offset and length of the register set.
+ - clocks: phandle to the syscfg clock
Example:
syscfg: syscon@50020000 {
compatible = "st,stm32mp157-syscfg", "syscon";
reg = <0x50020000 0x400>;
+ clocks = <&rcc SYSCFG>;
};
diff --git a/Bindings/arm/sunxi.txt b/Bindings/arm/sunxi.txt
deleted file mode 100644
index 9254cbe7d516..000000000000
--- a/Bindings/arm/sunxi.txt
+++ /dev/null
@@ -1,23 +0,0 @@
-Allwinner sunXi Platforms Device Tree Bindings
-
-Each device tree must specify which Allwinner SoC it uses,
-using one of the following compatible strings:
-
- allwinner,sun4i-a10
- allwinner,sun5i-a10s
- allwinner,sun5i-a13
- allwinner,sun5i-r8
- allwinner,sun6i-a31
- allwinner,sun7i-a20
- allwinner,sun8i-a23
- allwinner,sun8i-a33
- allwinner,sun8i-a83t
- allwinner,sun8i-h2-plus
- allwinner,sun8i-h3
- allwinner,sun8i-r40
- allwinner,sun8i-t3
- allwinner,sun8i-v3s
- allwinner,sun9i-a80
- allwinner,sun50i-a64
- allwinner,suniv-f1c100s
- nextthing,gr8
diff --git a/Bindings/arm/sunxi.yaml b/Bindings/arm/sunxi.yaml
new file mode 100644
index 000000000000..285f4fc8519d
--- /dev/null
+++ b/Bindings/arm/sunxi.yaml
@@ -0,0 +1,807 @@
+# SPDX-License-Identifier: (GPL-2.0+ OR X11)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/arm/sunxi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Allwinner platforms device tree bindings
+
+maintainers:
+ - Chen-Yu Tsai <wens@csie.org>
+ - Maxime Ripard <maxime.ripard@bootlin.com>
+
+properties:
+ $nodename:
+ const: '/'
+ compatible:
+ oneOf:
+
+ - description: Allwinner A23 Evaluation Board
+ items:
+ - const: allwinner,sun8i-a23-evb
+ - const: allwinner,sun8i-a23
+
+ - description: Allwinner A31 APP4 Evaluation Board
+ items:
+ - const: allwinner,app4-evb1
+ - const: allwinner,sun6i-a31
+
+ - description: Allwinner A83t Homlet Evaluation Board v2
+ items:
+ - const: allwinner,h8homlet-v2
+ - const: allwinner,sun8i-a83t
+
+ - description: Allwinner GA10H Quad Core Tablet v1.1
+ items:
+ - const: allwinner,ga10h-v1.1
+ - const: allwinner,sun8i-a33
+
+ - description: Allwinner GT90H Tablet v4
+ items:
+ - const: allwinner,gt90h-v4
+ - const: allwinner,sun8i-a23
+
+ - description: Allwinner R16 EVB (Parrot)
+ items:
+ - const: allwinner,parrot
+ - const: allwinner,sun8i-a33
+
+ - description: Amarula A64 Relic
+ items:
+ - const: amarula,a64-relic
+ - const: allwinner,sun50i-a64
+
+ - description: Auxtek T003 A10s HDMI TV Stick
+ items:
+ - const: allwinner,auxtek-t003
+ - const: allwinner,sun5i-a10s
+
+ - description: Auxtek T004 A10s HDMI TV Stick
+ items:
+ - const: allwinner,auxtek-t004
+ - const: allwinner,sun5i-a10s
+
+ - description: BA10 TV Box
+ items:
+ - const: allwinner,ba10-tvbox
+ - const: allwinner,sun4i-a10
+
+ - description: BananaPi
+ items:
+ - const: lemaker,bananapi
+ - const: allwinner,sun7i-a20
+
+ - description: BananaPi M1 Plus
+ items:
+ - const: sinovoip,bpi-m1-plus
+ - const: allwinner,sun7i-a20
+
+ - description: BananaPi M2
+ items:
+ - const: sinovoip,bpi-m2
+ - const: allwinner,sun6i-a31s
+
+ - description: BananaPi M2 Berry
+ items:
+ - const: sinovoip,bpi-m2-berry
+ - const: allwinner,sun8i-r40
+
+ - description: BananaPi M2 Plus
+ items:
+ - const: sinovoip,bpi-m2-plus
+ - const: allwinner,sun8i-h3
+
+ - description: BananaPi M2 Plus
+ items:
+ - const: sinovoip,bpi-m2-plus
+ - const: allwinner,sun50i-h5
+
+ - description: BananaPi M2 Plus v1.2
+ items:
+ - const: bananapi,bpi-m2-plus-v1.2
+ - const: allwinner,sun8i-h3
+
+ - description: BananaPi M2 Plus v1.2
+ items:
+ - const: bananapi,bpi-m2-plus-v1.2
+ - const: allwinner,sun50i-h5
+
+ - description: BananaPi M2 Magic
+ items:
+ - const: sinovoip,bananapi-m2m
+ - const: allwinner,sun8i-a33
+
+ - description: BananaPi M2 Ultra
+ items:
+ - const: sinovoip,bpi-m2-ultra
+ - const: allwinner,sun8i-r40
+
+ - description: BananaPi M2 Zero
+ items:
+ - const: sinovoip,bpi-m2-zero
+ - const: allwinner,sun8i-h2-plus
+
+ - description: BananaPi M3
+ items:
+ - const: sinovoip,bpi-m3
+ - const: allwinner,sun8i-a83t
+
+ - description: BananaPi M64
+ items:
+ - const: sinovoip,bananapi-m64
+ - const: allwinner,sun50i-a64
+
+ - description: BananaPro
+ items:
+ - const: lemaker,bananapro
+ - const: allwinner,sun7i-a20
+
+ - description: Beelink GS1
+ items:
+ - const: azw,beelink-gs1
+ - const: allwinner,sun50i-h6
+
+ - description: Beelink X2
+ items:
+ - const: roofull,beelink-x2
+ - const: allwinner,sun8i-h3
+
+ - description: Chuwi V7 CW0825
+ items:
+ - const: chuwi,v7-cw0825
+ - const: allwinner,sun4i-a10
+
+ - description: Colorfly E708 Q1 Tablet
+ items:
+ - const: colorfly,e708-q1
+ - const: allwinner,sun6i-a31s
+
+ - description: CSQ CS908 Set Top Box
+ items:
+ - const: csq,cs908
+ - const: allwinner,sun6i-a31s
+
+ - description: Cubietech Cubieboard
+ items:
+ - const: cubietech,a10-cubieboard
+ - const: allwinner,sun4i-a10
+
+ - description: Cubietech Cubieboard2
+ items:
+ - const: cubietech,cubieboard2
+ - const: allwinner,sun7i-a20
+
+ - description: Cubietech Cubieboard4
+ items:
+ - const: cubietech,a80-cubieboard4
+ - const: allwinner,sun9i-a80
+
+ - description: Cubietech Cubietruck
+ items:
+ - const: cubietech,cubietruck
+ - const: allwinner,sun7i-a20
+
+ - description: Cubietech Cubietruck Plus
+ items:
+ - const: cubietech,cubietruck-plus
+ - const: allwinner,sun8i-a83t
+
+ - description: Difrnce DIT4350
+ items:
+ - const: difrnce,dit4350
+ - const: allwinner,sun5i-a13
+
+ - description: Dserve DSRV9703C
+ items:
+ - const: dserve,dsrv9703c
+ - const: allwinner,sun4i-a10
+
+ - description: Empire Electronix D709 Tablet
+ items:
+ - const: empire-electronix,d709
+ - const: allwinner,sun5i-a13
+
+ - description: Empire Electronix M712 Tablet
+ items:
+ - const: empire-electronix,m712
+ - const: allwinner,sun5i-a13
+
+ - description: FriendlyARM NanoPi A64
+ items:
+ - const: friendlyarm,nanopi-a64
+ - const: allwinner,sun50i-a64
+
+ - description: FriendlyARM NanoPi M1
+ items:
+ - const: friendlyarm,nanopi-m1
+ - const: allwinner,sun8i-h3
+
+ - description: FriendlyARM NanoPi M1 Plus
+ items:
+ - const: friendlyarm,nanopi-m1-plus
+ - const: allwinner,sun8i-h3
+
+ - description: FriendlyARM NanoPi Neo
+ items:
+ - const: friendlyarm,nanopi-neo
+ - const: allwinner,sun8i-h3
+
+ - description: FriendlyARM NanoPi Neo 2
+ items:
+ - const: friendlyarm,nanopi-neo2
+ - const: allwinner,sun50i-h5
+
+ - description: FriendlyARM NanoPi Neo Air
+ items:
+ - const: friendlyarm,nanopi-neo-air
+ - const: allwinner,sun8i-h3
+
+ - description: FriendlyARM NanoPi Neo Plus2
+ items:
+ - const: friendlyarm,nanopi-neo-plus2
+ - const: allwinner,sun50i-h5
+
+ - description: Gemei G9 Tablet
+ items:
+ - const: gemei,g9
+ - const: allwinner,sun4i-a10
+
+ - description: Hyundai A7HD
+ items:
+ - const: hyundai,a7hd
+ - const: allwinner,sun4i-a10
+
+ - description: HSG H702
+ items:
+ - const: hsg,h702
+ - const: allwinner,sun5i-a13
+
+ - description: I12 TV Box
+ items:
+ - const: allwinner,i12-tvbox
+ - const: allwinner,sun7i-a20
+
+ - description: ICNova A20 SWAC
+ items:
+ - const: swac,icnova-a20-swac
+ - const: incircuit,icnova-a20
+ - const: allwinner,sun7i-a20
+
+ - description: INet-1
+ items:
+ - const: inet-tek,inet1
+ - const: allwinner,sun4i-a10
+
+ - description: iNet-86DZ Rev 01
+ items:
+ - const: primux,inet86dz
+ - const: allwinner,sun8i-a23
+
+ - description: iNet-9F Rev 03
+ items:
+ - const: inet-tek,inet9f-rev03
+ - const: allwinner,sun4i-a10
+
+ - description: iNet-97F Rev 02
+ items:
+ - const: primux,inet97fv2
+ - const: allwinner,sun4i-a10
+
+ - description: iNet-98V Rev 02
+ items:
+ - const: primux,inet98v-rev2
+ - const: allwinner,sun5i-a13
+
+ - description: iNet D978 Rev 02 Tablet
+ items:
+ - const: primux,inet-d978-rev2
+ - const: allwinner,sun8i-a33
+
+ - description: iNet Q972 Tablet
+ items:
+ - const: inet-tek,inet-q972
+ - const: allwinner,sun6i-a31s
+
+ - description: Itead Ibox A20
+ items:
+ - const: itead,itead-ibox-a20
+ - const: allwinner,sun7i-a20
+
+ - description: Itead Iteaduino Plus A10
+ items:
+ - const: itead,iteaduino-plus-a10
+ - const: allwinner,sun4i-a10
+
+ - description: Jesurun Q5
+ items:
+ - const: jesurun,q5
+ - const: allwinner,sun4i-a10
+
+ - description: Lamobo R1
+ items:
+ - const: lamobo,lamobo-r1
+ - const: allwinner,sun7i-a20
+
+ - description: Libre Computer Board ALL-H3-CC H2+
+ items:
+ - const: libretech,all-h3-cc-h2-plus
+ - const: allwinner,sun8i-h2-plus
+
+ - description: Libre Computer Board ALL-H3-CC H3
+ items:
+ - const: libretech,all-h3-cc-h3
+ - const: allwinner,sun8i-h3
+
+ - description: Libre Computer Board ALL-H3-CC H5
+ items:
+ - const: libretech,all-h3-cc-h5
+ - const: allwinner,sun50i-h5
+
+ - description: Lichee Pi One
+ items:
+ - const: licheepi,licheepi-one
+ - const: allwinner,sun5i-a13
+
+ - description: Lichee Pi Zero
+ items:
+ - const: licheepi,licheepi-zero
+ - const: allwinner,sun8i-v3s
+
+ - description: Lichee Pi Zero (with Dock)
+ items:
+ - const: licheepi,licheepi-zero-dock
+ - const: licheepi,licheepi-zero
+ - const: allwinner,sun8i-v3s
+
+ - description: Linksprite PCDuino
+ items:
+ - const: linksprite,a10-pcduino
+ - const: allwinner,sun4i-a10
+
+ - description: Linksprite PCDuino2
+ items:
+ - const: linksprite,a10-pcduino2
+ - const: allwinner,sun4i-a10
+
+ - description: Linksprite PCDuino3
+ items:
+ - const: linksprite,pcduino3
+ - const: allwinner,sun7i-a20
+
+ - description: Linksprite PCDuino3 Nano
+ items:
+ - const: linksprite,pcduino3-nano
+ - const: allwinner,sun7i-a20
+
+ - description: HAOYU Electronics Marsboard A10
+ items:
+ - const: haoyu,a10-marsboard
+ - const: allwinner,sun4i-a10
+
+ - description: MapleBoard MP130
+ items:
+ - const: mapleboard,mp130
+ - const: allwinner,sun8i-h3
+
+ - description: Mele A1000
+ items:
+ - const: mele,a1000
+ - const: allwinner,sun4i-a10
+
+ - description: Mele A1000G Quad Set Top Box
+ items:
+ - const: mele,a1000g-quad
+ - const: allwinner,sun6i-a31
+
+ - description: Mele I7 Quad Set Top Box
+ items:
+ - const: mele,i7
+ - const: allwinner,sun6i-a31
+
+ - description: Mele M3
+ items:
+ - const: mele,m3
+ - const: allwinner,sun7i-a20
+
+ - description: Mele M9 Set Top Box
+ items:
+ - const: mele,m9
+ - const: allwinner,sun6i-a31
+
+ - description: Merrii A20 Hummingboard
+ items:
+ - const: merrii,a20-hummingbird
+ - const: allwinner,sun7i-a20
+
+ - description: Merrii A31 Hummingboard
+ items:
+ - const: merrii,a31-hummingbird
+ - const: allwinner,sun6i-a31
+
+ - description: Merrii A80 Optimus
+ items:
+ - const: merrii,a80-optimus
+ - const: allwinner,sun9i-a80
+
+ - description: Miniand Hackberry
+ items:
+ - const: miniand,hackberry
+ - const: allwinner,sun4i-a10
+
+ - description: MK802
+ items:
+ - const: allwinner,mk802
+ - const: allwinner,sun4i-a10
+
+ - description: MK802-A10s
+ items:
+ - const: allwinner,a10s-mk802
+ - const: allwinner,sun5i-a10s
+
+ - description: MK802-II
+ items:
+ - const: allwinner,mk802ii
+ - const: allwinner,sun4i-a10
+
+ - description: MK808c
+ items:
+ - const: allwinner,mk808c
+ - const: allwinner,sun7i-a20
+
+ - description: MSI Primo81 Tablet
+ items:
+ - const: msi,primo81
+ - const: allwinner,sun6i-a31s
+
+ - description: Emlid Neutis N5 Developper Board
+ items:
+ - const: emlid,neutis-n5-devboard
+ - const: emlid,neutis-n5
+ - const: allwinner,sun50i-h5
+
+ - description: NextThing Co. CHIP
+ items:
+ - const: nextthing,chip
+ - const: allwinner,sun5i-r8
+ - const: allwinner,sun5i-a13
+
+ - description: NextThing Co. CHIP Pro
+ items:
+ - const: nextthing,chip-pro
+ - const: nextthing,gr8
+
+ - description: NextThing Co. GR8 Evaluation Board
+ items:
+ - const: nextthing,gr8-evb
+ - const: nextthing,gr8
+
+ - description: Nintendo NES Classic
+ items:
+ - const: nintendo,nes-classic
+ - const: allwinner,sun8i-r16
+ - const: allwinner,sun8i-a33
+
+ - description: Nintendo Super NES Classic
+ items:
+ - const: nintendo,super-nes-classic
+ - const: nintendo,nes-classic
+ - const: allwinner,sun8i-r16
+ - const: allwinner,sun8i-a33
+
+ - description: Oceanic 5inMFD (5205)
+ items:
+ - const: oceanic,5205-5inmfd
+ - const: allwinner,sun50i-a64
+
+ - description: Olimex A10-OlinuXino LIME
+ items:
+ - const: olimex,a10-olinuxino-lime
+ - const: allwinner,sun4i-a10
+
+ - description: Olimex A10s-OlinuXino Micro
+ items:
+ - const: olimex,a10s-olinuxino-micro
+ - const: allwinner,sun5i-a10s
+
+ - description: Olimex A13-OlinuXino
+ items:
+ - const: olimex,a13-olinuxino
+ - const: allwinner,sun5i-a13
+
+ - description: Olimex A13-OlinuXino Micro
+ items:
+ - const: olimex,a13-olinuxino-micro
+ - const: allwinner,sun5i-a13
+
+ - description: Olimex A20-Olimex SOM Evaluation Board
+ items:
+ - const: olimex,a20-olimex-som-evb
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-Olimex SOM Evaluation Board (with eMMC)
+ items:
+ - const: olimex,a20-olimex-som-evb-emmc
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-OlinuXino LIME
+ items:
+ - const: olimex,a20-olinuxino-lime
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-OlinuXino LIME2
+ items:
+ - const: olimex,a20-olinuxino-lime2
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-OlinuXino LIME2 (with eMMC)
+ items:
+ - const: olimex,a20-olinuxino-lime2-emmc
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-OlinuXino Micro
+ items:
+ - const: olimex,a20-olinuxino-micro
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-OlinuXino Micro (with eMMC)
+ items:
+ - const: olimex,a20-olinuxino-micro-emmc
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-SOM204 Evaluation Board
+ items:
+ - const: olimex,a20-olimex-som204-evb
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A20-SOM204 Evaluation Board (with eMMC)
+ items:
+ - const: olimex,a20-olimex-som204-evb-emmc
+ - const: allwinner,sun7i-a20
+
+ - description: Olimex A33-OlinuXino
+ items:
+ - const: olimex,a33-olinuxino
+ - const: allwinner,sun8i-a33
+
+ - description: Olimex A64-OlinuXino
+ items:
+ - const: olimex,a64-olinuxino
+ - const: allwinner,sun50i-a64
+
+ - description: Olimex A64 Teres-I
+ items:
+ - const: olimex,a64-teres-i
+ - const: allwinner,sun50i-a64
+
+ - description: Pine64
+ items:
+ - const: pine64,pine64
+ - const: allwinner,sun50i-a64
+
+ - description: Pine64+
+ items:
+ - const: pine64,pine64-plus
+ - const: allwinner,sun50i-a64
+
+ - description: Pine64 PineH64
+ items:
+ - const: pine64,pine-h64
+ - const: allwinner,sun50i-h6
+
+ - description: Pine64 LTS
+ items:
+ - const: pine64,pine64-lts
+ - const: allwinner,sun50i-r18
+ - const: allwinner,sun50i-a64
+
+ - description: Pine64 Pinebook
+ items:
+ - const: pine64,pinebook
+ - const: allwinner,sun50i-a64
+
+ - description: Pine64 SoPine Baseboard
+ items:
+ - const: pine64,sopine-baseboard
+ - const: pine64,sopine
+ - const: allwinner,sun50i-a64
+
+ - description: PineRiver Mini X-Plus
+ items:
+ - const: pineriver,mini-xplus
+ - const: allwinner,sun4i-a10
+
+ - description: Point of View Protab2-IPS9
+ items:
+ - const: pov,protab2-ips9
+ - const: allwinner,sun4i-a10
+
+ - description: Polaroid MID2407PXE03 Tablet
+ items:
+ - const: polaroid,mid2407pxe03
+ - const: allwinner,sun8i-a23
+
+ - description: Polaroid MID2809PXE04 Tablet
+ items:
+ - const: polaroid,mid2809pxe04
+ - const: allwinner,sun8i-a23
+
+ - description: Q8 A13 Tablet
+ items:
+ - const: allwinner,q8-a13
+ - const: allwinner,sun5i-a13
+
+ - description: Q8 A23 Tablet
+ items:
+ - const: allwinner,q8-a23
+ - const: allwinner,sun8i-a23
+
+ - description: Q8 A33 Tablet
+ items:
+ - const: allwinner,q8-a33
+ - const: allwinner,sun8i-a33
+
+ - description: Qihua CQA3T BV3
+ items:
+ - const: qihua,t3-cqa3t-bv3
+ - const: allwinner,sun8i-t3
+ - const: allwinner,sun8i-r40
+
+ - description: R7 A10s HDMI TV Stick
+ items:
+ - const: allwinner,r7-tv-dongle
+ - const: allwinner,sun5i-a10s
+
+ - description: RerVision H3-DVK
+ items:
+ - const: rervision,h3-dvk
+ - const: allwinner,sun8i-h3
+
+ - description: Sinlinx SinA31s Core Board
+ items:
+ - const: sinlinx,sina31s
+ - const: allwinner,sun6i-a31s
+
+ - description: Sinlinx SinA31s Development Board
+ items:
+ - const: sinlinx,sina31s-sdk
+ - const: allwinner,sun6i-a31s
+
+ - description: Sinlinx SinA33
+ items:
+ - const: sinlinx,sina33
+ - const: allwinner,sun8i-a33
+
+ - description: TBS A711 Tablet
+ items:
+ - const: tbs-biometrics,a711
+ - const: allwinner,sun8i-a83t
+
+ - description: Utoo P66
+ items:
+ - const: utoo,p66
+ - const: allwinner,sun5i-a13
+
+ - description: Wexler TAB7200
+ items:
+ - const: wexler,tab7200
+ - const: allwinner,sun7i-a20
+
+ - description: WITS A31 Colombus Evaluation Board
+ items:
+ - const: wits,colombus
+ - const: allwinner,sun6i-a31
+
+ - description: WITS Pro A20 DKT
+ items:
+ - const: wits,pro-a20-dkt
+ - const: allwinner,sun7i-a20
+
+ - description: Wobo i5
+ items:
+ - const: wobo,a10s-wobo-i5
+ - const: allwinner,sun5i-a10s
+
+ - description: Yones TopTech BS1078 v2 Tablet
+ items:
+ - const: yones-toptech,bs1078-v2
+ - const: allwinner,sun6i-a31s
+
+ - description: Xunlong OrangePi
+ items:
+ - const: xunlong,orangepi
+ - const: allwinner,sun7i-a20
+
+ - description: Xunlong OrangePi 2
+ items:
+ - const: xunlong,orangepi-2
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi 3
+ items:
+ - const: xunlong,orangepi-3
+ - const: allwinner,sun50i-h6
+
+ - description: Xunlong OrangePi Lite
+ items:
+ - const: xunlong,orangepi-lite
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi Lite2
+ items:
+ - const: xunlong,orangepi-lite2
+ - const: allwinner,sun50i-h6
+
+ - description: Xunlong OrangePi Mini
+ items:
+ - const: xunlong,orangepi-mini
+ - const: allwinner,sun7i-a20
+
+ - description: Xunlong OrangePi One
+ items:
+ - const: xunlong,orangepi-one
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi One Plus
+ items:
+ - const: xunlong,orangepi-one-plus
+ - const: allwinner,sun50i-h6
+
+ - description: Xunlong OrangePi PC
+ items:
+ - const: xunlong,orangepi-pc
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi PC 2
+ items:
+ - const: xunlong,orangepi-pc2
+ - const: allwinner,sun50i-h5
+
+ - description: Xunlong OrangePi PC Plus
+ items:
+ - const: xunlong,orangepi-pc-plus
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi Plus
+ items:
+ - const: xunlong,orangepi-plus
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi Plus 2E
+ items:
+ - const: xunlong,orangepi-plus2e
+ - const: allwinner,sun8i-h3
+
+ - description: Xunlong OrangePi Prime
+ items:
+ - const: xunlong,orangepi-prime
+ - const: allwinner,sun50i-h5
+
+ - description: Xunlong OrangePi R1
+ items:
+ - const: xunlong,orangepi-r1
+ - const: allwinner,sun8i-h2-plus
+
+ - description: Xunlong OrangePi Win
+ items:
+ - const: xunlong,orangepi-win
+ - const: allwinner,sun50i-a64
+
+ - description: Xunlong OrangePi Zero
+ items:
+ - const: xunlong,orangepi-zero
+ - const: allwinner,sun8i-h2-plus
+
+ - description: Xunlong OrangePi Zero Plus
+ items:
+ - const: xunlong,orangepi-zero-plus
+ - const: allwinner,sun50i-h5
+
+ - description: Xunlong OrangePi Zero Plus2
+ items:
+ - const: xunlong,orangepi-zero-plus2
+ - const: allwinner,sun50i-h5
+
+ - description: Xunlong OrangePi Zero Plus2
+ items:
+ - const: xunlong,orangepi-zero-plus2-h3
+ - const: allwinner,sun8i-h3
diff --git a/Bindings/arm/sunxi/sunxi-mbus.txt b/Bindings/arm/sunxi/sunxi-mbus.txt
new file mode 100644
index 000000000000..1464a4713553
--- /dev/null
+++ b/Bindings/arm/sunxi/sunxi-mbus.txt
@@ -0,0 +1,36 @@
+Allwinner Memory Bus (MBUS) controller
+
+The MBUS controller drives the MBUS that other devices in the SoC will
+use to perform DMA. It also has a register interface that allows to
+monitor and control the bandwidth and priorities for masters on that
+bus.
+
+Required properties:
+ - compatible: Must be one of:
+ - allwinner,sun5i-a13-mbus
+ - reg: Offset and length of the register set for the controller
+ - clocks: phandle to the clock driving the controller
+ - dma-ranges: See section 2.3.9 of the DeviceTree Specification
+ - #interconnect-cells: Must be one, with the argument being the MBUS
+ port ID
+
+Each device having to perform their DMA through the MBUS must have the
+interconnects and interconnect-names properties set to the MBUS
+controller and with "dma-mem" as the interconnect name.
+
+Example:
+
+mbus: dram-controller@1c01000 {
+ compatible = "allwinner,sun5i-a13-mbus";
+ reg = <0x01c01000 0x1000>;
+ clocks = <&ccu CLK_MBUS>;
+ dma-ranges = <0x00000000 0x40000000 0x20000000>;
+ #interconnect-cells = <1>;
+};
+
+fe0: display-frontend@1e00000 {
+ compatible = "allwinner,sun5i-a13-display-frontend";
+ ...
+ interconnects = <&mbus 19>;
+ interconnect-names = "dma-mem";
+};
diff --git a/Bindings/bus/ti-sysc.txt b/Bindings/bus/ti-sysc.txt
index 85a23f551f02..233eb8294204 100644
--- a/Bindings/bus/ti-sysc.txt
+++ b/Bindings/bus/ti-sysc.txt
@@ -94,6 +94,8 @@ Optional properties:
- ti,no-idle-on-init interconnect target module should not be idled at init
+- ti,no-idle interconnect target module should not be idled
+
Example: Single instance of MUSB controller on omap4 using interconnect ranges
using offsets from l4_cfg second segment (0x4a000000 + 0x80000 = 0x4a0ab000):
@@ -131,6 +133,6 @@ using offsets from l4_cfg second segment (0x4a000000 + 0x80000 = 0x4a0ab000):
};
};
-Note that other SoCs, such as am335x can have multipe child devices. On am335x
+Note that other SoCs, such as am335x can have multiple child devices. On am335x
there are two MUSB instances, two USB PHY instances, and a single CPPI41 DMA
-instance as children of a single interconnet target module.
+instance as children of a single interconnect target module.
diff --git a/Bindings/clock/amlogic,axg-audio-clkc.txt b/Bindings/clock/amlogic,axg-audio-clkc.txt
index 61777ad24f61..0f777749f4f1 100644
--- a/Bindings/clock/amlogic,axg-audio-clkc.txt
+++ b/Bindings/clock/amlogic,axg-audio-clkc.txt
@@ -6,7 +6,8 @@ devices.
Required Properties:
-- compatible : should be "amlogic,axg-audio-clkc" for the A113X and A113D
+- compatible : should be "amlogic,axg-audio-clkc" for the A113X and A113D,
+ "amlogic,g12a-audio-clkc" for G12A.
- reg : physical base address of the clock controller and length of
memory mapped region.
- clocks : a list of phandle + clock-specifier pairs for the clocks listed
diff --git a/Bindings/clock/at91-clock.txt b/Bindings/clock/at91-clock.txt
index e9f70fcdfe80..b520280e33ff 100644
--- a/Bindings/clock/at91-clock.txt
+++ b/Bindings/clock/at91-clock.txt
@@ -8,35 +8,30 @@ Slow Clock controller:
Required properties:
- compatible : shall be one of the following:
- "atmel,at91sam9x5-sckc" or
+ "atmel,at91sam9x5-sckc",
+ "atmel,sama5d3-sckc" or
"atmel,sama5d4-sckc":
at91 SCKC (Slow Clock Controller)
- This node contains the slow clock definitions.
-
- "atmel,at91sam9x5-clk-slow-osc":
- at91 slow oscillator
-
- "atmel,at91sam9x5-clk-slow-rc-osc":
- at91 internal slow RC oscillator
-- reg : defines the IO memory reserved for the SCKC.
-- #size-cells : shall be 0 (reg is used to encode clk id).
-- #address-cells : shall be 1 (reg is used to encode clk id).
+- #clock-cells : shall be 0.
+- clocks : shall be the input parent clock phandle for the clock.
+Optional properties:
+- atmel,osc-bypass : boolean property. Set this when a clock signal is directly
+ provided on XIN.
For example:
- sckc: sckc@fffffe50 {
- compatible = "atmel,sama5d3-pmc";
- reg = <0xfffffe50 0x4>
- #size-cells = <0>;
- #address-cells = <1>;
-
- /* put at91 slow clocks here */
+ sckc@fffffe50 {
+ compatible = "atmel,at91sam9x5-sckc";
+ reg = <0xfffffe50 0x4>;
+ clocks = <&slow_xtal>;
+ #clock-cells = <0>;
};
Power Management Controller (PMC):
Required properties:
-- compatible : shall be "atmel,<chip>-pmc", "syscon":
+- compatible : shall be "atmel,<chip>-pmc", "syscon" or
+ "microchip,sam9x60-pmc"
<chip> can be: at91rm9200, at91sam9260, at91sam9261,
at91sam9263, at91sam9g45, at91sam9n12, at91sam9rl, at91sam9g15,
at91sam9g25, at91sam9g35, at91sam9x25, at91sam9x35, at91sam9x5,
diff --git a/Bindings/clock/cirrus,lochnagar.txt b/Bindings/clock/cirrus,lochnagar.txt
new file mode 100644
index 000000000000..b8d8ef3bdc5f
--- /dev/null
+++ b/Bindings/clock/cirrus,lochnagar.txt
@@ -0,0 +1,93 @@
+Cirrus Logic Lochnagar Audio Development Board
+
+Lochnagar is an evaluation and development board for Cirrus Logic
+Smart CODEC and Amp devices. It allows the connection of most Cirrus
+Logic devices on mini-cards, as well as allowing connection of
+various application processor systems to provide a full evaluation
+platform. Audio system topology, clocking and power can all be
+controlled through the Lochnagar, allowing the device under test
+to be used in a variety of possible use cases.
+
+This binding document describes the binding for the clock portion of
+the driver.
+
+Also see these documents for generic binding information:
+ [1] Clock : ../clock/clock-bindings.txt
+
+And these for relevant defines:
+ [2] include/dt-bindings/clock/lochnagar.h
+
+This binding must be part of the Lochnagar MFD binding:
+ [3] ../mfd/cirrus,lochnagar.txt
+
+Required properties:
+
+ - compatible : One of the following strings:
+ "cirrus,lochnagar1-clk"
+ "cirrus,lochnagar2-clk"
+
+ - #clock-cells : Must be 1. The first cell indicates the clock
+ number, see [2] for available clocks and [1].
+
+Optional properties:
+
+ - clocks : Must contain an entry for each clock in clock-names.
+ - clock-names : May contain entries for each of the following
+ clocks:
+ - ln-cdc-clkout : Output clock from CODEC card.
+ - ln-dsp-clkout : Output clock from DSP card.
+ - ln-gf-mclk1,ln-gf-mclk2,ln-gf-mclk3,ln-gf-mclk4 : Optional
+ input audio clocks from host system.
+ - ln-psia1-mclk, ln-psia2-mclk : Optional input audio clocks from
+ external connector.
+ - ln-spdif-clkout : Optional input audio clock from SPDIF.
+ - ln-adat-mclk : Optional input audio clock from ADAT.
+ - ln-pmic-32k : On board fixed clock.
+ - ln-clk-12m : On board fixed clock.
+ - ln-clk-11m : On board fixed clock.
+ - ln-clk-24m : On board fixed clock.
+ - ln-clk-22m : On board fixed clock.
+ - ln-clk-8m : On board fixed clock.
+ - ln-usb-clk-24m : On board fixed clock.
+ - ln-usb-clk-12m : On board fixed clock.
+
+ - assigned-clocks : A list of Lochnagar clocks to be reparented, see
+ [2] for available clocks.
+ - assigned-clock-parents : Parents to be assigned to the clocks
+ listed in "assigned-clocks".
+
+Optional nodes:
+
+ - fixed-clock nodes may be registered for the following on board clocks:
+ - ln-pmic-32k : 32768 Hz
+ - ln-clk-12m : 12288000 Hz
+ - ln-clk-11m : 11298600 Hz
+ - ln-clk-24m : 24576000 Hz
+ - ln-clk-22m : 22579200 Hz
+ - ln-clk-8m : 8192000 Hz
+ - ln-usb-clk-24m : 24576000 Hz
+ - ln-usb-clk-12m : 12288000 Hz
+
+Example:
+
+lochnagar {
+ lochnagar-clk {
+ compatible = "cirrus,lochnagar2-clk";
+
+ #clock-cells = <1>;
+
+ clocks = <&clk-audio>, <&clk_pmic>;
+ clock-names = "ln-gf-mclk2", "ln-pmic-32k";
+
+ assigned-clocks = <&lochnagar-clk LOCHNAGAR_CDC_MCLK1>,
+ <&lochnagar-clk LOCHNAGAR_CDC_MCLK2>;
+ assigned-clock-parents = <&clk-audio>,
+ <&clk-pmic>;
+ };
+
+ clk-pmic: clk-pmic {
+ compatible = "fixed-clock";
+ clock-cells = <0>;
+ clock-frequency = <32768>;
+ };
+};
diff --git a/Bindings/clock/milbeaut-clock.yaml b/Bindings/clock/milbeaut-clock.yaml
new file mode 100644
index 000000000000..5cf0b811821e
--- /dev/null
+++ b/Bindings/clock/milbeaut-clock.yaml
@@ -0,0 +1,73 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/bindings/clock/milbeaut-clock.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Milbeaut SoCs Clock Controller Binding
+
+maintainers:
+ - Taichi Sugaya <sugaya.taichi@socionext.com>
+
+description: |
+ Milbeaut SoCs Clock controller is an integrated clock controller, which
+ generates and supplies to all modules.
+
+ This binding uses common clock bindings
+ [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
+
+properties:
+ compatible:
+ oneOf:
+ - items:
+ - enum:
+ - socionext,milbeaut-m10v-ccu
+ clocks:
+ maxItems: 1
+ description: external clock
+
+ '#clock-cells':
+ const: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#clock-cells'
+
+examples:
+ # Clock controller node:
+ - |
+ m10v-clk-ctrl@1d021000 {
+ compatible = "socionext,milbeaut-m10v-clk-ccu";
+ reg = <0x1d021000 0x4000>;
+ #clock-cells = <1>;
+ clocks = <&clki40mhz>;
+ };
+
+ # Required an external clock for Clock controller node:
+ - |
+ clocks {
+ clki40mhz: clki40mhz {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <40000000>;
+ };
+ /* other clocks */
+ };
+
+ # The clock consumer shall specify the desired clock-output of the clock
+ # controller as below by specifying output-id in its "clk" phandle cell.
+ # 2: uart
+ # 4: 32-bit timer
+ # 7: UHS-I/II
+ - |
+ serial@1e700010 {
+ compatible = "socionext,milbeaut-usio-uart";
+ reg = <0x1e700010 0x10>;
+ interrupts = <0 141 0x4>, <0 149 0x4>;
+ interrupt-names = "rx", "tx";
+ clocks = <&clk 2>;
+ };
+
+...
diff --git a/Bindings/clock/qcom,turingcc.txt b/Bindings/clock/qcom,turingcc.txt
new file mode 100644
index 000000000000..126517de5f9a
--- /dev/null
+++ b/Bindings/clock/qcom,turingcc.txt
@@ -0,0 +1,19 @@
+Qualcomm Turing Clock & Reset Controller Binding
+------------------------------------------------
+
+Required properties :
+- compatible: shall contain "qcom,qcs404-turingcc".
+- reg: shall contain base register location and length.
+- clocks: ahb clock for the TuringCC
+- #clock-cells: from common clock binding, shall contain 1.
+- #reset-cells: from common reset binding, shall contain 1.
+
+Example:
+ turingcc: clock-controller@800000 {
+ compatible = "qcom,qcs404-turingcc";
+ reg = <0x00800000 0x30000>;
+ clocks = <&gcc GCC_CDSP_CFG_AHB_CLK>;
+
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
diff --git a/Bindings/clock/qoriq-clock.txt b/Bindings/clock/qoriq-clock.txt
index c655f28d5918..f7d48f23da44 100644
--- a/Bindings/clock/qoriq-clock.txt
+++ b/Bindings/clock/qoriq-clock.txt
@@ -39,6 +39,7 @@ Required properties:
* "fsl,b4860-clockgen"
* "fsl,ls1012a-clockgen"
* "fsl,ls1021a-clockgen"
+ * "fsl,ls1028a-clockgen"
* "fsl,ls1043a-clockgen"
* "fsl,ls1046a-clockgen"
* "fsl,ls1088a-clockgen"
@@ -83,8 +84,8 @@ second cell is the clock index for the specified type.
1 cmux index (n in CLKCnCSR)
2 hwaccel index (n in CLKCGnHWACSR)
3 fman 0 for fm1, 1 for fm2
- 4 platform pll 0=pll, 1=pll/2, 2=pll/3, 3=pll/4
- 4=pll/5, 5=pll/6, 6=pll/7, 7=pll/8
+ 4 platform pll n=pll/(n+1). For example, when n=1,
+ that means output_freq=PLL_freq/2.
5 coreclk must be 0
3. Example
diff --git a/Bindings/clock/samsung,s5pv210-clock.txt b/Bindings/clock/samsung,s5pv210-clock.txt
index 15b48e20a061..a86c83bf9d4e 100644
--- a/Bindings/clock/samsung,s5pv210-clock.txt
+++ b/Bindings/clock/samsung,s5pv210-clock.txt
@@ -35,7 +35,7 @@ board device tree, including the system base clock, as selected by XOM[0]
pin of the SoC. Refer to generic fixed rate clock bindings
documentation[1] for more information how to specify these clocks.
-[1] Documentation/devicetree/bindings/clock/fixed-clock.txt
+[1] Documentation/devicetree/bindings/clock/fixed-clock.yaml
Example: Clock controller node:
diff --git a/Bindings/clock/sifive/fu540-prci.txt b/Bindings/clock/sifive/fu540-prci.txt
new file mode 100644
index 000000000000..349808f4fb8c
--- /dev/null
+++ b/Bindings/clock/sifive/fu540-prci.txt
@@ -0,0 +1,46 @@
+SiFive FU540 PRCI bindings
+
+On the FU540 family of SoCs, most system-wide clock and reset integration
+is via the PRCI IP block.
+
+Required properties:
+- compatible: Should be "sifive,<chip>-prci". Only one value is
+ supported: "sifive,fu540-c000-prci"
+- reg: Should describe the PRCI's register target physical address region
+- clocks: Should point to the hfclk device tree node and the rtcclk
+ device tree node. The RTC clock here is not a time-of-day clock,
+ but is instead a high-stability clock source for system timers
+ and cycle counters.
+- #clock-cells: Should be <1>
+
+The clock consumer should specify the desired clock via the clock ID
+macros defined in include/dt-bindings/clock/sifive-fu540-prci.h.
+These macros begin with PRCI_CLK_.
+
+The hfclk and rtcclk nodes are required, and represent physical
+crystals or resonators located on the PCB. These nodes should be present
+underneath /, rather than /soc.
+
+Examples:
+
+/* under /, in PCB-specific DT data */
+hfclk: hfclk {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+ clock-frequency = <33333333>;
+ clock-output-names = "hfclk";
+};
+rtcclk: rtcclk {
+ #clock-cells = <0>;
+ compatible = "fixed-clock";
+ clock-frequency = <1000000>;
+ clock-output-names = "rtcclk";
+};
+
+/* under /soc, in SoC-specific DT data */
+prci: clock-controller@10000000 {
+ compatible = "sifive,fu540-c000-prci";
+ reg = <0x0 0x10000000 0x0 0x1000>;
+ clocks = <&hfclk>, <&rtcclk>;
+ #clock-cells = <1>;
+};
diff --git a/Bindings/clock/st,stm32-rcc.txt b/Bindings/clock/st,stm32-rcc.txt
index b240121d2ac9..cfa04b614d8a 100644
--- a/Bindings/clock/st,stm32-rcc.txt
+++ b/Bindings/clock/st,stm32-rcc.txt
@@ -11,6 +11,8 @@ Required properties:
"st,stm32f42xx-rcc"
"st,stm32f469-rcc"
"st,stm32f746-rcc"
+ "st,stm32f769-rcc"
+
- reg: should be register base and length as documented in the
datasheet
- #reset-cells: 1, see below
@@ -102,6 +104,10 @@ The secondary index is bound with the following magic numbers:
28 CLK_I2C3
29 CLK_I2C4
30 CLK_LPTIMER (LPTimer1 clock)
+ 31 CLK_PLL_SRC
+ 32 CLK_DFSDM1
+ 33 CLK_ADFSDM1
+ 34 CLK_F769_DSI
)
Example:
diff --git a/Bindings/clock/xlnx,zynqmp-clk.txt b/Bindings/clock/xlnx,zynqmp-clk.txt
new file mode 100644
index 000000000000..391ee1a60bed
--- /dev/null
+++ b/Bindings/clock/xlnx,zynqmp-clk.txt
@@ -0,0 +1,63 @@
+--------------------------------------------------------------------------
+Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using
+Zynq MPSoC firmware interface
+--------------------------------------------------------------------------
+The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
+tree. It reads required input clock frequencies from the devicetree and acts
+as clock provider for all clock consumers of PS clocks.
+
+See clock_bindings.txt for more information on the generic clock bindings.
+
+Required properties:
+ - #clock-cells: Must be 1
+ - compatible: Must contain: "xlnx,zynqmp-clk"
+ - clocks: List of clock specifiers which are external input
+ clocks to the given clock controller. Please refer
+ the next section to find the input clocks for a
+ given controller.
+ - clock-names: List of clock names which are exteral input clocks
+ to the given clock controller. Please refer to the
+ clock bindings for more details.
+
+Input clocks for zynqmp Ultrascale+ clock controller:
+
+The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock
+inputs. These required clock inputs are:
+ - pss_ref_clk (PS reference clock)
+ - video_clk (reference clock for video system )
+ - pss_alt_ref_clk (alternative PS reference clock)
+ - aux_ref_clk
+ - gt_crx_ref_clk (transceiver reference clock)
+
+The following strings are optional parameters to the 'clock-names' property in
+order to provide an optional (E)MIO clock source:
+ - swdt0_ext_clk
+ - swdt1_ext_clk
+ - gem0_emio_clk
+ - gem1_emio_clk
+ - gem2_emio_clk
+ - gem3_emio_clk
+ - mio_clk_XX # with XX = 00..77
+ - mio_clk_50_or_51 #for the mux clock to gem tsu from 50 or 51
+
+
+Output clocks are registered based on clock information received
+from firmware. Output clocks indexes are mentioned in
+include/dt-bindings/clock/xlnx-zynqmp-clk.h.
+
+-------
+Example
+-------
+
+firmware {
+ zynqmp_firmware: zynqmp-firmware {
+ compatible = "xlnx,zynqmp-firmware";
+ method = "smc";
+ zynqmp_clk: clock-controller {
+ #clock-cells = <1>;
+ compatible = "xlnx,zynqmp-clk";
+ clocks = <&pss_ref_clk>, <&video_clk>, <&pss_alt_ref_clk>, <&aux_ref_clk>, <&gt_crx_ref_clk>;
+ clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk","aux_ref_clk", "gt_crx_ref_clk";
+ };
+ };
+};
diff --git a/Bindings/connector/usb-connector.txt b/Bindings/connector/usb-connector.txt
index a9a2f2fc44f2..cef556d4e5ee 100644
--- a/Bindings/connector/usb-connector.txt
+++ b/Bindings/connector/usb-connector.txt
@@ -47,7 +47,7 @@ Required properties for usb-c-connector with power delivery support:
Required nodes:
- any data bus to the connector should be modeled using the OF graph bindings
specified in bindings/graph.txt, unless the bus is between parent node and
- the connector. Since single connector can have multpile data buses every bus
+ the connector. Since single connector can have multiple data buses every bus
has assigned OF graph port number as follows:
0: High Speed (HS), present in all connectors,
1: Super Speed (SS), present in SS capable connectors,
diff --git a/Bindings/counter/ftm-quaddec.txt b/Bindings/counter/ftm-quaddec.txt
new file mode 100644
index 000000000000..4d18cd722074
--- /dev/null
+++ b/Bindings/counter/ftm-quaddec.txt
@@ -0,0 +1,18 @@
+FlexTimer Quadrature decoder counter
+
+This driver exposes a simple counter for the quadrature decoder mode.
+
+Required properties:
+- compatible: Must be "fsl,ftm-quaddec".
+- reg: Must be set to the memory region of the flextimer.
+
+Optional property:
+- big-endian: Access the device registers in big-endian mode.
+
+Example:
+ counter0: counter@29d0000 {
+ compatible = "fsl,ftm-quaddec";
+ reg = <0x0 0x29d0000 0x0 0x10000>;
+ big-endian;
+ status = "disabled";
+ };
diff --git a/Bindings/iio/counter/stm32-lptimer-cnt.txt b/Bindings/counter/stm32-lptimer-cnt.txt
index a04aa5c04103..e90bc47f752a 100644
--- a/Bindings/iio/counter/stm32-lptimer-cnt.txt
+++ b/Bindings/counter/stm32-lptimer-cnt.txt
@@ -10,8 +10,9 @@ See ../mfd/stm32-lptimer.txt for details about the parent node.
Required properties:
- compatible: Must be "st,stm32-lptimer-counter".
-- pinctrl-names: Set to "default".
-- pinctrl-0: List of phandles pointing to pin configuration nodes,
+- pinctrl-names: Set to "default". An additional "sleep" state can be
+ defined to set pins in sleep state.
+- pinctrl-n: List of phandles pointing to pin configuration nodes,
to set IN1/IN2 pins in mode of operation for Low-Power
Timer input on external pin.
@@ -21,7 +22,8 @@ Example:
...
counter {
compatible = "st,stm32-lptimer-counter";
- pinctrl-names = "default";
+ pinctrl-names = "default", "sleep";
pinctrl-0 = <&lptim1_in_pins>;
+ pinctrl-1 = <&lptim1_sleep_in_pins>;
};
};
diff --git a/Bindings/counter/stm32-timer-cnt.txt b/Bindings/counter/stm32-timer-cnt.txt
new file mode 100644
index 000000000000..c52fcdd4bf6c
--- /dev/null
+++ b/Bindings/counter/stm32-timer-cnt.txt
@@ -0,0 +1,31 @@
+STMicroelectronics STM32 Timer quadrature encoder
+
+STM32 Timer provides quadrature encoder to detect
+angular position and direction of rotary elements,
+from IN1 and IN2 input signals.
+
+Must be a sub-node of an STM32 Timer device tree node.
+See ../mfd/stm32-timers.txt for details about the parent node.
+
+Required properties:
+- compatible: Must be "st,stm32-timer-counter".
+- pinctrl-names: Set to "default".
+- pinctrl-0: List of phandles pointing to pin configuration nodes,
+ to set CH1/CH2 pins in mode of operation for STM32
+ Timer input on external pin.
+
+Example:
+ timers@40010000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "st,stm32-timers";
+ reg = <0x40010000 0x400>;
+ clocks = <&rcc 0 160>;
+ clock-names = "int";
+
+ counter {
+ compatible = "st,stm32-timer-counter";
+ pinctrl-names = "default";
+ pinctrl-0 = <&tim1_in_pins>;
+ };
+ };
diff --git a/Bindings/display/amlogic,meson-dw-hdmi.txt b/Bindings/display/amlogic,meson-dw-hdmi.txt
index bf4a18047309..3a50a7862cf3 100644
--- a/Bindings/display/amlogic,meson-dw-hdmi.txt
+++ b/Bindings/display/amlogic,meson-dw-hdmi.txt
@@ -37,6 +37,7 @@ Required properties:
- GXL (S905X, S905D) : "amlogic,meson-gxl-dw-hdmi"
- GXM (S912) : "amlogic,meson-gxm-dw-hdmi"
followed by the common "amlogic,meson-gx-dw-hdmi"
+ - G12A (S905X2, S905Y2, S905D2) : "amlogic,meson-g12a-dw-hdmi"
- reg: Physical base address and length of the controller's registers.
- interrupts: The HDMI interrupt number
- clocks, clock-names : must have the phandles to the HDMI iahb and isfr clocks,
@@ -66,6 +67,9 @@ corresponding to each HDMI output and input.
S905X (GXL) VENC Input TMDS Output
S905D (GXL) VENC Input TMDS Output
S912 (GXM) VENC Input TMDS Output
+ S905X2 (G12A) VENC Input TMDS Output
+ S905Y2 (G12A) VENC Input TMDS Output
+ S905D2 (G12A) VENC Input TMDS Output
Example:
diff --git a/Bindings/display/amlogic,meson-vpu.txt b/Bindings/display/amlogic,meson-vpu.txt
index c65fd7a7467c..be40a780501c 100644
--- a/Bindings/display/amlogic,meson-vpu.txt
+++ b/Bindings/display/amlogic,meson-vpu.txt
@@ -57,18 +57,18 @@ Required properties:
- GXL (S905X, S905D) : "amlogic,meson-gxl-vpu"
- GXM (S912) : "amlogic,meson-gxm-vpu"
followed by the common "amlogic,meson-gx-vpu"
+ - G12A (S905X2, S905Y2, S905D2) : "amlogic,meson-g12a-vpu"
- reg: base address and size of he following memory-mapped regions :
- vpu
- hhi
- - dmc
- reg-names: should contain the names of the previous memory regions
- interrupts: should contain the VENC Vsync interrupt number
+- amlogic,canvas: phandle to canvas provider node as described in the file
+ ../soc/amlogic/amlogic,canvas.txt
Optional properties:
- power-domains: Optional phandle to associated power domain as described in
the file ../power/power_domain.txt
-- amlogic,canvas: phandle to canvas provider node as described in the file
- ../soc/amlogic/amlogic,canvas.txt
Required nodes:
@@ -84,6 +84,9 @@ corresponding to each VPU output.
S905X (GXL) CVBS VDAC HDMI-TX
S905D (GXL) CVBS VDAC HDMI-TX
S912 (GXM) CVBS VDAC HDMI-TX
+ S905X2 (G12A) CVBS VDAC HDMI-TX
+ S905Y2 (G12A) CVBS VDAC HDMI-TX
+ S905D2 (G12A) CVBS VDAC HDMI-TX
Example:
diff --git a/Bindings/display/amlogic,simple-framebuffer.txt b/Bindings/display/amlogic,simple-framebuffer.txt
deleted file mode 100644
index aaa6c24c8e70..000000000000
--- a/Bindings/display/amlogic,simple-framebuffer.txt
+++ /dev/null
@@ -1,33 +0,0 @@
-Meson specific Simple Framebuffer bindings
-
-This binding documents meson specific extensions to the simple-framebuffer
-bindings. The meson simplefb u-boot code relies on the devicetree containing
-pre-populated simplefb nodes.
-
-These extensions are intended so that u-boot can select the right node based
-on which pipeline is being used. As such they are solely intended for
-firmware / bootloader use, and the OS should ignore them.
-
-Required properties:
-- compatible: "amlogic,simple-framebuffer", "simple-framebuffer"
-- amlogic,pipeline, one of:
- "vpu-cvbs"
- "vpu-hdmi"
-
-Example:
-
-chosen {
- #address-cells = <2>;
- #size-cells = <2>;
- ranges;
-
- simplefb_hdmi: framebuffer-hdmi {
- compatible = "amlogic,simple-framebuffer",
- "simple-framebuffer";
- amlogic,pipeline = "vpu-hdmi";
- clocks = <&clkc CLKID_HDMI_PCLK>,
- <&clkc CLKID_CLK81>,
- <&clkc CLKID_GCLK_VENCI_INT0>;
- power-domains = <&pwrc_vpu>;
- };
-};
diff --git a/Bindings/display/bridge/ti,tfp410.txt b/Bindings/display/bridge/ti,tfp410.txt
index 54d7e31525ec..5ff4f64ef8e8 100644
--- a/Bindings/display/bridge/ti,tfp410.txt
+++ b/Bindings/display/bridge/ti,tfp410.txt
@@ -6,15 +6,32 @@ Required properties:
Optional properties:
- powerdown-gpios: power-down gpio
-- reg: I2C address. If and only if present the device node
- should be placed into the i2c controller node where the
- tfp410 i2c is connected to.
+- reg: I2C address. If and only if present the device node should be placed
+ into the I2C controller node where the TFP410 I2C is connected to.
+- ti,deskew: data de-skew in 350ps increments, from -4 to +3, as configured
+ through th DK[3:1] pins. This property shall be present only if the TFP410
+ is not connected through I2C.
Required nodes:
-- Video port 0 for DPI input [1].
-- Video port 1 for DVI output [1].
-[1]: Documentation/devicetree/bindings/media/video-interfaces.txt
+This device has two video ports. Their connections are modeled using the OF
+graph bindings specified in [1]. Each port node shall have a single endpoint.
+
+- Port 0 is the DPI input port. Its endpoint subnode shall contain a
+ pclk-sample and bus-width property and a remote-endpoint property as specified
+ in [1].
+ - If pclk-sample is not defined, pclk-sample = 0 should be assumed for
+ backward compatibility.
+ - If bus-width is not defined then bus-width = 24 should be assumed for
+ backward compatibility.
+ bus-width = 24: 24 data lines are connected and single-edge mode
+ bus-width = 12: 12 data lines are connected and dual-edge mode
+
+- Port 1 is the DVI output port. Its endpoint subnode shall contain a
+ remote-endpoint property is specified in [1].
+
+[1] Documentation/devicetree/bindings/media/video-interfaces.txt
+
Example
-------
@@ -22,6 +39,7 @@ Example
tfp410: encoder@0 {
compatible = "ti,tfp410";
powerdown-gpios = <&twl_gpio 2 GPIO_ACTIVE_LOW>;
+ ti,deskew = <4>;
ports {
#address-cells = <1>;
@@ -31,6 +49,8 @@ tfp410: encoder@0 {
reg = <0>;
tfp410_in: endpoint@0 {
+ pclk-sample = <1>;
+ bus-width = <24>;
remote-endpoint = <&dpi_out>;
};
};
diff --git a/Bindings/display/msm/gmu.txt b/Bindings/display/msm/gmu.txt
index 3439b38e60f2..90af5b0a56a9 100644
--- a/Bindings/display/msm/gmu.txt
+++ b/Bindings/display/msm/gmu.txt
@@ -24,7 +24,10 @@ Required properties:
* "cxo"
* "axi"
* "mnoc"
-- power-domains: should be <&clock_gpucc GPU_CX_GDSC>
+- power-domains: should be:
+ <&clock_gpucc GPU_CX_GDSC>
+ <&clock_gpucc GPU_GX_GDSC>
+- power-domain-names: Matching names for the power domains
- iommus: phandle to the adreno iommu
- operating-points-v2: phandle to the OPP operating points
@@ -51,7 +54,10 @@ Example:
<&gcc GCC_GPU_MEMNOC_GFX_CLK>;
clock-names = "gmu", "cxo", "axi", "memnoc";
- power-domains = <&gpucc GPU_CX_GDSC>;
+ power-domains = <&gpucc GPU_CX_GDSC>,
+ <&gpucc GPU_GX_GDSC>;
+ power-domain-names = "cx", "gx";
+
iommus = <&adreno_smmu 5>;
operating-points-v2 = <&gmu_opp_table>;
diff --git a/Bindings/display/msm/gpu.txt b/Bindings/display/msm/gpu.txt
index aad1aef682f7..2b8fd26c43b0 100644
--- a/Bindings/display/msm/gpu.txt
+++ b/Bindings/display/msm/gpu.txt
@@ -22,9 +22,14 @@ Required properties:
- qcom,adreno-630.2
- iommus: optional phandle to an adreno iommu instance
- operating-points-v2: optional phandle to the OPP operating points
+- interconnects: optional phandle to an interconnect provider. See
+ ../interconnect/interconnect.txt for details.
- qcom,gmu: For GMU attached devices a phandle to the GMU device that will
control the power for the GPU. Applicable targets:
- qcom,adreno-630.2
+- zap-shader: For a5xx and a6xx devices this node contains a memory-region that
+ points to reserved memory to store the zap shader that can be used to help
+ bring the GPU out of secure mode.
Example 3xx/4xx/a5xx:
@@ -70,6 +75,12 @@ Example a6xx (with GMU):
operating-points-v2 = <&gpu_opp_table>;
+ interconnects = <&rsc_hlos MASTER_GFX3D &rsc_hlos SLAVE_EBI1>;
+
qcom,gmu = <&gmu>;
+
+ zap-shader {
+ memory-region = <&zap_shader_region>;
+ };
};
};
diff --git a/Bindings/display/panel/feiyang,fy07024di26a30d.txt b/Bindings/display/panel/feiyang,fy07024di26a30d.txt
new file mode 100644
index 000000000000..82caa7b65ae8
--- /dev/null
+++ b/Bindings/display/panel/feiyang,fy07024di26a30d.txt
@@ -0,0 +1,20 @@
+Feiyang FY07024DI26A30-D 7" MIPI-DSI LCD Panel
+
+Required properties:
+- compatible: must be "feiyang,fy07024di26a30d"
+- reg: DSI virtual channel used by that screen
+- avdd-supply: analog regulator dc1 switch
+- dvdd-supply: 3v3 digital regulator
+- reset-gpios: a GPIO phandle for the reset pin
+
+Optional properties:
+- backlight: phandle for the backlight control.
+
+panel@0 {
+ compatible = "feiyang,fy07024di26a30d";
+ reg = <0>;
+ avdd-supply = <&reg_dc1sw>;
+ dvdd-supply = <&reg_dldo2>;
+ reset-gpios = <&pio 3 24 GPIO_ACTIVE_HIGH>; /* LCD-RST: PD24 */
+ backlight = <&backlight>;
+};
diff --git a/Bindings/display/panel/innolux,p079zca.txt b/Bindings/display/panel/innolux,p079zca.txt
index d0f55161579a..3ab8c7412cf6 100644
--- a/Bindings/display/panel/innolux,p079zca.txt
+++ b/Bindings/display/panel/innolux,p079zca.txt
@@ -12,7 +12,7 @@ Optional properties:
Example:
&mipi_dsi {
- panel {
+ panel@0 {
compatible = "innolux,p079zca";
reg = <0>;
power-supply = <...>;
diff --git a/Bindings/display/panel/innolux,p097pfg.txt b/Bindings/display/panel/innolux,p097pfg.txt
index 595d9dfeffd3..d1cab3a8f0fb 100644
--- a/Bindings/display/panel/innolux,p097pfg.txt
+++ b/Bindings/display/panel/innolux,p097pfg.txt
@@ -13,7 +13,7 @@ Optional properties:
Example:
&mipi_dsi {
- panel {
+ panel@0 {
compatible = "innolux,p079zca";
reg = <0>;
avdd-supply = <...>;
diff --git a/Bindings/display/panel/kingdisplay,kd097d04.txt b/Bindings/display/panel/kingdisplay,kd097d04.txt
index 164a5fa236da..cfefff688614 100644
--- a/Bindings/display/panel/kingdisplay,kd097d04.txt
+++ b/Bindings/display/panel/kingdisplay,kd097d04.txt
@@ -12,7 +12,7 @@ Optional properties:
Example:
&mipi_dsi {
- panel {
+ panel@0 {
compatible = "kingdisplay,kd097d04";
reg = <0>;
power-supply = <...>;
diff --git a/Bindings/display/panel/lg,acx467akm-7.txt b/Bindings/display/panel/lg,acx467akm-7.txt
new file mode 100644
index 000000000000..fc1e1b325e49
--- /dev/null
+++ b/Bindings/display/panel/lg,acx467akm-7.txt
@@ -0,0 +1,7 @@
+LG ACX467AKM-7 4.95" 1080×1920 LCD Panel
+
+Required properties:
+- compatible: must be "lg,acx467akm-7"
+
+This binding is compatible with the simple-panel binding, which is specified
+in simple-panel.txt in this directory.
diff --git a/Bindings/display/panel/osddisplays,osd070t1718-19ts.txt b/Bindings/display/panel/osddisplays,osd070t1718-19ts.txt
new file mode 100644
index 000000000000..e57883ccdf2f
--- /dev/null
+++ b/Bindings/display/panel/osddisplays,osd070t1718-19ts.txt
@@ -0,0 +1,12 @@
+OSD Displays OSD070T1718-19TS 7" WVGA TFT LCD panel
+
+Required properties:
+- compatible: shall be "osddisplays,osd070t1718-19ts"
+- power-supply: see simple-panel.txt
+
+Optional properties:
+- backlight: see simple-panel.txt
+
+This binding is compatible with the simple-panel binding, which is specified
+in simple-panel.txt in this directory. No other simple-panel properties than
+the ones specified herein are valid.
diff --git a/Bindings/display/panel/rocktech,jh057n00900.txt b/Bindings/display/panel/rocktech,jh057n00900.txt
new file mode 100644
index 000000000000..1b5763200cf6
--- /dev/null
+++ b/Bindings/display/panel/rocktech,jh057n00900.txt
@@ -0,0 +1,18 @@
+Rocktech jh057n00900 5.5" 720x1440 TFT LCD panel
+
+Required properties:
+- compatible: should be "rocktech,jh057n00900"
+- reg: DSI virtual channel of the peripheral
+- reset-gpios: panel reset gpio
+- backlight: phandle of the backlight device attached to the panel
+
+Example:
+
+ &mipi_dsi {
+ panel@0 {
+ compatible = "rocktech,jh057n00900";
+ reg = <0>;
+ backlight = <&backlight>;
+ reset-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
+ };
+ };
diff --git a/Bindings/display/panel/ronbo,rb070d30.yaml b/Bindings/display/panel/ronbo,rb070d30.yaml
new file mode 100644
index 000000000000..0e7987f1cdb7
--- /dev/null
+++ b/Bindings/display/panel/ronbo,rb070d30.yaml
@@ -0,0 +1,51 @@
+# SPDX-License-Identifier: (GPL-2.0+ OR X11)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/panel/ronbo,rb070d30.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Ronbo RB070D30 DSI Display Panel
+
+maintainers:
+ - Maxime Ripard <maxime.ripard@bootlin.com>
+
+properties:
+ compatible:
+ const: ronbo,rb070d30
+
+ reg:
+ description: MIPI-DSI virtual channel
+
+ power-gpios:
+ description: GPIO used for the power pin
+ maxItems: 1
+
+ reset-gpios:
+ description: GPIO used for the reset pin
+ maxItems: 1
+
+ shlr-gpios:
+ description: GPIO used for the shlr pin (horizontal flip)
+ maxItems: 1
+
+ updn-gpios:
+ description: GPIO used for the updn pin (vertical flip)
+ maxItems: 1
+
+ vcc-lcd-supply:
+ description: Power regulator
+
+ backlight:
+ description: Backlight used by the panel
+ $ref: "/schemas/types.yaml#/definitions/phandle"
+
+required:
+ - compatible
+ - power-gpios
+ - reg
+ - reset-gpios
+ - shlr-gpios
+ - updn-gpios
+ - vcc-lcd-supply
+
+additionalProperties: false
diff --git a/Bindings/display/panel/tpo,td028ttec1.txt b/Bindings/display/panel/tpo,td028ttec1.txt
index ed34253d9fb1..898e06ecf4ef 100644
--- a/Bindings/display/panel/tpo,td028ttec1.txt
+++ b/Bindings/display/panel/tpo,td028ttec1.txt
@@ -6,6 +6,7 @@ Required properties:
Optional properties:
- label: a symbolic name for the panel
+- backlight: phandle of the backlight device
Required nodes:
- Video port for DPI input
@@ -21,6 +22,7 @@ lcd-panel: td028ttec1@0 {
spi-cpha;
label = "lcd";
+ backlight = <&backlight>;
port {
lcd_in: endpoint {
remote-endpoint = <&dpi_out>;
diff --git a/Bindings/display/rockchip/rockchip,rk3066-hdmi.txt b/Bindings/display/rockchip/rockchip,rk3066-hdmi.txt
new file mode 100644
index 000000000000..d1ad31bca8d9
--- /dev/null
+++ b/Bindings/display/rockchip/rockchip,rk3066-hdmi.txt
@@ -0,0 +1,72 @@
+Rockchip specific extensions for rk3066 HDMI
+============================================
+
+Required properties:
+- compatible:
+ "rockchip,rk3066-hdmi";
+- reg:
+ Physical base address and length of the controller's registers.
+- clocks, clock-names:
+ Phandle to HDMI controller clock, name should be "hclk".
+- interrupts:
+ HDMI interrupt number.
+- power-domains:
+ Phandle to the RK3066_PD_VIO power domain.
+- rockchip,grf:
+ This soc uses GRF regs to switch the HDMI TX input between vop0 and vop1.
+- ports:
+ Contains one port node with two endpoints, numbered 0 and 1,
+ connected respectively to vop0 and vop1.
+ Contains one port node with one endpoint
+ connected to a hdmi-connector node.
+- pinctrl-0, pinctrl-name:
+ Switch the iomux for the HPD/I2C pins to HDMI function.
+
+Example:
+ hdmi: hdmi@10116000 {
+ compatible = "rockchip,rk3066-hdmi";
+ reg = <0x10116000 0x2000>;
+ interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cru HCLK_HDMI>;
+ clock-names = "hclk";
+ power-domains = <&power RK3066_PD_VIO>;
+ rockchip,grf = <&grf>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&hdmii2c_xfer>, <&hdmi_hpd>;
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ hdmi_in: port@0 {
+ reg = <0>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ hdmi_in_vop0: endpoint@0 {
+ reg = <0>;
+ remote-endpoint = <&vop0_out_hdmi>;
+ };
+ hdmi_in_vop1: endpoint@1 {
+ reg = <1>;
+ remote-endpoint = <&vop1_out_hdmi>;
+ };
+ };
+ hdmi_out: port@1 {
+ reg = <1>;
+ hdmi_out_con: endpoint {
+ remote-endpoint = <&hdmi_con_in>;
+ };
+ };
+ };
+ };
+
+&pinctrl {
+ hdmi {
+ hdmi_hpd: hdmi-hpd {
+ rockchip,pins = <0 RK_PA0 1 &pcfg_pull_default>;
+ };
+ hdmii2c_xfer: hdmii2c-xfer {
+ rockchip,pins = <0 RK_PA1 1 &pcfg_pull_none>,
+ <0 RK_PA2 1 &pcfg_pull_none>;
+ };
+ };
+};
diff --git a/Bindings/display/simple-framebuffer-sunxi.txt b/Bindings/display/simple-framebuffer-sunxi.txt
deleted file mode 100644
index d693b8dc9a62..000000000000
--- a/Bindings/display/simple-framebuffer-sunxi.txt
+++ /dev/null
@@ -1,36 +0,0 @@
-Sunxi specific Simple Framebuffer bindings
-
-This binding documents sunxi specific extensions to the simple-framebuffer
-bindings. The sunxi simplefb u-boot code relies on the devicetree containing
-pre-populated simplefb nodes.
-
-These extensions are intended so that u-boot can select the right node based
-on which pipeline is being used. As such they are solely intended for
-firmware / bootloader use, and the OS should ignore them.
-
-Required properties:
-- compatible: "allwinner,simple-framebuffer"
-- allwinner,pipeline, one of:
- "de_be0-lcd0"
- "de_be1-lcd1"
- "de_be0-lcd0-hdmi"
- "de_be1-lcd1-hdmi"
- "mixer0-lcd0"
- "mixer0-lcd0-hdmi"
- "mixer1-lcd1-hdmi"
- "mixer1-lcd1-tve"
-
-Example:
-
-chosen {
- #address-cells = <1>;
- #size-cells = <1>;
- ranges;
-
- framebuffer@0 {
- compatible = "allwinner,simple-framebuffer", "simple-framebuffer";
- allwinner,pipeline = "de_be0-lcd0-hdmi";
- clocks = <&pll5 1>, <&ahb_gates 36>, <&ahb_gates 43>,
- <&ahb_gates 44>;
- };
-};
diff --git a/Bindings/display/simple-framebuffer.txt b/Bindings/display/simple-framebuffer.txt
deleted file mode 100644
index 5a9ce511be88..000000000000
--- a/Bindings/display/simple-framebuffer.txt
+++ /dev/null
@@ -1,91 +0,0 @@
-Simple Framebuffer
-
-A simple frame-buffer describes a frame-buffer setup by firmware or
-the bootloader, with the assumption that the display hardware has already
-been set up to scan out from the memory pointed to by the reg property.
-
-Since simplefb nodes represent runtime information they must be sub-nodes of
-the chosen node (*). Simplefb nodes must be named "framebuffer@<address>".
-
-If the devicetree contains nodes for the display hardware used by a simplefb,
-then the simplefb node must contain a property called "display", which
-contains a phandle pointing to the primary display hw node, so that the OS
-knows which simplefb to disable when handing over control to a driver for the
-real hardware. The bindings for the hw nodes must specify which node is
-considered the primary node.
-
-It is advised to add display# aliases to help the OS determine how to number
-things. If display# aliases are used, then if the simplefb node contains a
-"display" property then the /aliases/display# path must point to the display
-hw node the "display" property points to, otherwise it must point directly
-to the simplefb node.
-
-If a simplefb node represents the preferred console for user interaction,
-then the chosen node's stdout-path property should point to it, or to the
-primary display hw node, as with display# aliases. If display aliases are
-used then it should be set to the alias instead.
-
-It is advised that devicetree files contain pre-filled, disabled framebuffer
-nodes, so that the firmware only needs to update the mode information and
-enable them. This way if e.g. later on support for more display clocks get
-added, the simplefb nodes will already contain this info and the firmware
-does not need to be updated.
-
-If pre-filled framebuffer nodes are used, the firmware may need extra
-information to find the right node. In that case an extra platform specific
-compatible and platform specific properties should be used and documented,
-see e.g. simple-framebuffer-sunxi.txt .
-
-Required properties:
-- compatible: "simple-framebuffer"
-- reg: Should contain the location and size of the framebuffer memory.
-- width: The width of the framebuffer in pixels.
-- height: The height of the framebuffer in pixels.
-- stride: The number of bytes in each line of the framebuffer.
-- format: The format of the framebuffer surface. Valid values are:
- - r5g6b5 (16-bit pixels, d[15:11]=r, d[10:5]=g, d[4:0]=b).
- - a8b8g8r8 (32-bit pixels, d[31:24]=a, d[23:16]=b, d[15:8]=g, d[7:0]=r).
-
-Optional properties:
-- clocks : List of clocks used by the framebuffer.
-- *-supply : Any number of regulators used by the framebuffer. These should
- be named according to the names in the device's design.
-
- The above resources are expected to already be configured correctly.
- The OS must ensure they are not modified or disabled while the simple
- framebuffer remains active.
-
-- display : phandle pointing to the primary display hardware node
-
-Example:
-
-aliases {
- display0 = &lcdc0;
-}
-
-chosen {
- framebuffer0: framebuffer@1d385000 {
- compatible = "simple-framebuffer";
- reg = <0x1d385000 (1600 * 1200 * 2)>;
- width = <1600>;
- height = <1200>;
- stride = <(1600 * 2)>;
- format = "r5g6b5";
- clocks = <&ahb_gates 36>, <&ahb_gates 43>, <&ahb_gates 44>;
- lcd-supply = <&reg_dc1sw>;
- display = <&lcdc0>;
- };
- stdout-path = "display0";
-};
-
-soc@1c00000 {
- lcdc0: lcdc@1c0c000 {
- compatible = "allwinner,sun4i-a10-lcdc";
- ...
- };
-};
-
-
-*) Older devicetree files may have a compatible = "simple-framebuffer" node
-in a different place, operating systems must first enumerate any compatible
-nodes found under chosen and then check for other compatible nodes.
diff --git a/Bindings/display/simple-framebuffer.yaml b/Bindings/display/simple-framebuffer.yaml
new file mode 100644
index 000000000000..b052d76cf8b6
--- /dev/null
+++ b/Bindings/display/simple-framebuffer.yaml
@@ -0,0 +1,160 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/simple-framebuffer.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Simple Framebuffer Device Tree Bindings
+
+maintainers:
+ - Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
+ - Hans de Goede <hdegoede@redhat.com>
+
+description: |+
+ A simple frame-buffer describes a frame-buffer setup by firmware or
+ the bootloader, with the assumption that the display hardware has
+ already been set up to scan out from the memory pointed to by the
+ reg property.
+
+ Since simplefb nodes represent runtime information they must be
+ sub-nodes of the chosen node (*). Simplefb nodes must be named
+ framebuffer@<address>.
+
+ If the devicetree contains nodes for the display hardware used by a
+ simplefb, then the simplefb node must contain a property called
+ display, which contains a phandle pointing to the primary display
+ hw node, so that the OS knows which simplefb to disable when handing
+ over control to a driver for the real hardware. The bindings for the
+ hw nodes must specify which node is considered the primary node.
+
+ It is advised to add display# aliases to help the OS determine how
+ to number things. If display# aliases are used, then if the simplefb
+ node contains a display property then the /aliases/display# path
+ must point to the display hw node the display property points to,
+ otherwise it must point directly to the simplefb node.
+
+ If a simplefb node represents the preferred console for user
+ interaction, then the chosen node stdout-path property should point
+ to it, or to the primary display hw node, as with display#
+ aliases. If display aliases are used then it should be set to the
+ alias instead.
+
+ It is advised that devicetree files contain pre-filled, disabled
+ framebuffer nodes, so that the firmware only needs to update the
+ mode information and enable them. This way if e.g. later on support
+ for more display clocks get added, the simplefb nodes will already
+ contain this info and the firmware does not need to be updated.
+
+ If pre-filled framebuffer nodes are used, the firmware may need
+ extra information to find the right node. In that case an extra
+ platform specific compatible and platform specific properties should
+ be used and documented.
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - allwinner,simple-framebuffer
+ - amlogic,simple-framebuffer
+ - const: simple-framebuffer
+
+ reg:
+ description: Location and size of the framebuffer memory
+
+ clocks:
+ description: List of clocks used by the framebuffer.
+
+ power-domains:
+ description: List of power domains used by the framebuffer.
+
+ width:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description: Width of the framebuffer in pixels
+
+ height:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description: Height of the framebuffer in pixels
+
+ stride:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ description: Number of bytes of a line in the framebuffer
+
+ format:
+ description: >
+ Format of the framebuffer:
+ * `a8b8g8r8` - 32-bit pixels, d[31:24]=a, d[23:16]=b, d[15:8]=g, d[7:0]=r
+ * `r5g6b5` - 16-bit pixels, d[15:11]=r, d[10:5]=g, d[4:0]=b
+ enum:
+ - a8b8g8r8
+ - r5g6b5
+
+ display:
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description: Primary display hardware node
+
+ allwinner,pipeline:
+ description: Pipeline used by the framebuffer on Allwinner SoCs
+ enum:
+ - de_be0-lcd0
+ - de_be0-lcd0-hdmi
+ - de_be0-lcd0-tve0
+ - de_be1-lcd0
+ - de_be1-lcd1-hdmi
+ - de_fe0-de_be0-lcd0
+ - de_fe0-de_be0-lcd0-hdmi
+ - de_fe0-de_be0-lcd0-tve0
+ - mixer0-lcd0
+ - mixer0-lcd0-hdmi
+ - mixer1-lcd1-hdmi
+ - mixer1-lcd1-tve
+
+ amlogic,pipeline:
+ description: Pipeline used by the framebuffer on Amlogic SoCs
+ enum:
+ - vpu-cvbs
+ - vpu-hdmi
+
+patternProperties:
+ "^[a-zA-Z0-9-]+-supply$":
+ $ref: /schemas/types.yaml#/definitions/phandle
+ description:
+ Regulators used by the framebuffer. These should be named
+ according to the names in the device design.
+
+required:
+ # The binding requires also reg, width, height, stride and format,
+ # but usually they will be filled by the bootloader.
+ - compatible
+
+additionalProperties: false
+
+examples:
+ - |
+ aliases {
+ display0 = &lcdc0;
+ };
+
+ chosen {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ stdout-path = "display0";
+ framebuffer0: framebuffer@1d385000 {
+ compatible = "simple-framebuffer";
+ reg = <0x1d385000 3840000>;
+ width = <1600>;
+ height = <1200>;
+ stride = <3200>;
+ format = "r5g6b5";
+ clocks = <&ahb_gates 36>, <&ahb_gates 43>, <&ahb_gates 44>;
+ lcd-supply = <&reg_dc1sw>;
+ display = <&lcdc0>;
+ };
+ };
+
+ soc@1c00000 {
+ lcdc0: lcdc@1c0c000 {
+ compatible = "allwinner,sun4i-a10-lcdc";
+ };
+ };
+
+...
diff --git a/Bindings/display/ste,mcde.txt b/Bindings/display/ste,mcde.txt
new file mode 100644
index 000000000000..4c33c692bd5f
--- /dev/null
+++ b/Bindings/display/ste,mcde.txt
@@ -0,0 +1,104 @@
+ST-Ericsson Multi Channel Display Engine MCDE
+
+The ST-Ericsson MCDE is a display controller with support for compositing
+and displaying several channels memory resident graphics data on DSI or
+LCD displays or bridges. It is used in the ST-Ericsson U8500 platform.
+
+Required properties:
+
+- compatible: must be:
+ "ste,mcde"
+- reg: register base for the main MCDE control registers, should be
+ 0x1000 in size
+- interrupts: the interrupt line for the MCDE
+- epod-supply: a phandle to the EPOD regulator
+- vana-supply: a phandle to the analog voltage regulator
+- clocks: an array of the MCDE clocks in this strict order:
+ MCDECLK (main MCDE clock), LCDCLK (LCD clock), PLLDSI
+ (HDMI clock), DSI0ESCLK (DSI0 energy save clock),
+ DSI1ESCLK (DSI1 energy save clock), DSI2ESCLK (DSI2 energy
+ save clock)
+- clock-names: must be the following array:
+ "mcde", "lcd", "hdmi"
+ to match the required clock inputs above.
+- #address-cells: should be <1> (for the DSI hosts that will be children)
+- #size-cells: should be <1> (for the DSI hosts that will be children)
+- ranges: this should always be stated
+
+Required subnodes:
+
+The devicetree must specify subnodes for the DSI host adapters.
+These must have the following characteristics:
+
+- compatible: must be:
+ "ste,mcde-dsi"
+- reg: must specify the register range for the DSI host
+- vana-supply: phandle to the VANA voltage regulator
+- clocks: phandles to the high speed and low power (energy save) clocks
+ the high speed clock is not present on the third (dsi2) block, so it
+ should only have the "lp" clock
+- clock-names: "hs" for the high speed clock and "lp" for the low power
+ (energy save) clock
+- #address-cells: should be <1>
+- #size-cells: should be <0>
+
+Display panels and bridges will appear as children on the DSI hosts, and
+the displays are connected to the DSI hosts using the common binding
+for video transmitter interfaces; see
+Documentation/devicetree/bindings/media/video-interfaces.txt
+
+If a DSI host is unused (not connected) it will have no children defined.
+
+Example:
+
+mcde@a0350000 {
+ compatible = "ste,mcde";
+ reg = <0xa0350000 0x1000>;
+ interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+ epod-supply = <&db8500_b2r2_mcde_reg>;
+ vana-supply = <&ab8500_ldo_ana_reg>;
+ clocks = <&prcmu_clk PRCMU_MCDECLK>, /* Main MCDE clock */
+ <&prcmu_clk PRCMU_LCDCLK>, /* LCD clock */
+ <&prcmu_clk PRCMU_PLLDSI>; /* HDMI clock */
+ clock-names = "mcde", "lcd", "hdmi";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges;
+
+ dsi0: dsi@a0351000 {
+ compatible = "ste,mcde-dsi";
+ reg = <0xa0351000 0x1000>;
+ vana-supply = <&ab8500_ldo_ana_reg>;
+ clocks = <&prcmu_clk PRCMU_DSI0CLK>, <&prcmu_clk PRCMU_DSI0ESCCLK>;
+ clock-names = "hs", "lp";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ panel {
+ compatible = "samsung,s6d16d0";
+ reg = <0>;
+ vdd1-supply = <&ab8500_ldo_aux1_reg>;
+ reset-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
+ };
+
+ };
+ dsi1: dsi@a0352000 {
+ compatible = "ste,mcde-dsi";
+ reg = <0xa0352000 0x1000>;
+ vana-supply = <&ab8500_ldo_ana_reg>;
+ clocks = <&prcmu_clk PRCMU_DSI1CLK>, <&prcmu_clk PRCMU_DSI1ESCCLK>;
+ clock-names = "hs", "lp";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ };
+ dsi2: dsi@a0353000 {
+ compatible = "ste,mcde-dsi";
+ reg = <0xa0353000 0x1000>;
+ vana-supply = <&ab8500_ldo_ana_reg>;
+ /* This DSI port only has the Low Power / Energy Save clock */
+ clocks = <&prcmu_clk PRCMU_DSI2ESCCLK>;
+ clock-names = "lp";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ };
+};
diff --git a/Bindings/dma/adi,axi-dmac.txt b/Bindings/dma/adi,axi-dmac.txt
index 47cb1d14b690..b38ee732efa9 100644
--- a/Bindings/dma/adi,axi-dmac.txt
+++ b/Bindings/dma/adi,axi-dmac.txt
@@ -18,7 +18,6 @@ Required properties for adi,channels sub-node:
Required channel sub-node properties:
- reg: Which channel this node refers to.
- - adi,length-width: Width of the DMA transfer length register.
- adi,source-bus-width,
adi,destination-bus-width: Width of the source or destination bus in bits.
- adi,source-bus-type,
@@ -28,7 +27,8 @@ Required channel sub-node properties:
1 (AXI_DMAC_TYPE_AXI_STREAM): Streaming AXI interface
2 (AXI_DMAC_TYPE_AXI_FIFO): FIFO interface
-Optional channel properties:
+Deprecated optional channel properties:
+ - adi,length-width: Width of the DMA transfer length register.
- adi,cyclic: Must be set if the channel supports hardware cyclic DMA
transfers.
- adi,2d: Must be set if the channel supports hardware 2D DMA transfers.
diff --git a/Bindings/dma/fsl-imx-sdma.txt b/Bindings/dma/fsl-imx-sdma.txt
index 3c9a57a8443b..9d8bbac27d8b 100644
--- a/Bindings/dma/fsl-imx-sdma.txt
+++ b/Bindings/dma/fsl-imx-sdma.txt
@@ -9,6 +9,7 @@ Required properties:
"fsl,imx53-sdma"
"fsl,imx6q-sdma"
"fsl,imx7d-sdma"
+ "fsl,imx8mq-sdma"
The -to variants should be preferred since they allow to determine the
correct ROM script addresses needed for the driver to work without additional
firmware.
diff --git a/Bindings/dma/nvidia,tegra210-adma.txt b/Bindings/dma/nvidia,tegra210-adma.txt
index 2f35b047f772..245d3063715c 100644
--- a/Bindings/dma/nvidia,tegra210-adma.txt
+++ b/Bindings/dma/nvidia,tegra210-adma.txt
@@ -4,7 +4,9 @@ The Tegra Audio DMA controller that is used for transferring data
between system memory and the Audio Processing Engine (APE).
Required properties:
-- compatible: Must be "nvidia,tegra210-adma".
+- compatible: Should contain one of the following:
+ - "nvidia,tegra210-adma": for Tegra210
+ - "nvidia,tegra186-adma": for Tegra186 and Tegra194
- reg: Should contain DMA registers location and length. This should be
a single entry that includes all of the per-channel registers in one
contiguous bank.
diff --git a/Bindings/edac/socfpga-eccmgr.txt b/Bindings/edac/socfpga-eccmgr.txt
index 5626560a6cfd..8f52206cfd2a 100644
--- a/Bindings/edac/socfpga-eccmgr.txt
+++ b/Bindings/edac/socfpga-eccmgr.txt
@@ -232,37 +232,152 @@ Example:
};
};
-Stratix10 SoCFPGA ECC Manager
+Stratix10 SoCFPGA ECC Manager (ARM64)
The Stratix10 SoC ECC Manager handles the IRQs for each peripheral
-in a shared register similar to the Arria10. However, ECC requires
-access to registers that can only be read from Secure Monitor with
-SMC calls. Therefore the device tree is slightly different.
+in a shared register similar to the Arria10. However, Stratix10 ECC
+requires access to registers that can only be read from Secure Monitor
+with SMC calls. Therefore the device tree is slightly different. Note
+that only 1 interrupt is sent in Stratix10 because the double bit errors
+are treated as SErrors in ARM64 instead of IRQs in ARM32.
Required Properties:
- compatible : Should be "altr,socfpga-s10-ecc-manager"
-- interrupts : Should be single bit error interrupt, then double bit error
- interrupt.
+- altr,sysgr-syscon : phandle to Stratix10 System Manager Block
+ containing the ECC manager registers.
+- interrupts : Should be single bit error interrupt.
- interrupt-controller : boolean indicator that ECC Manager is an interrupt controller
- #interrupt-cells : must be set to 2.
+- #address-cells: must be 1
+- #size-cells: must be 1
+- ranges : standard definition, should translate from local addresses
Subcomponents:
SDRAM ECC
Required Properties:
- compatible : Should be "altr,sdram-edac-s10"
-- interrupts : Should be single bit error interrupt, then double bit error
- interrupt, in this order.
+- interrupts : Should be single bit error interrupt.
+
+On-Chip RAM ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-ocram-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent OCRAM node.
+- interrupts : Should be single bit error interrupt.
+
+Ethernet FIFO ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-eth-mac-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent Ethernet node.
+- interrupts : Should be single bit error interrupt.
+
+NAND FIFO ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-nand-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent NAND node.
+- interrupts : Should be single bit error interrupt.
+
+DMA FIFO ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-dma-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent DMA node.
+- interrupts : Should be single bit error interrupt.
+
+USB FIFO ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-usb-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent USB node.
+- interrupts : Should be single bit error interrupt.
+
+SDMMC FIFO ECC
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-sdmmc-ecc"
+- reg : Address and size for ECC block registers.
+- altr,ecc-parent : phandle to parent SD/MMC node.
+- interrupts : Should be single bit error interrupt for port A
+ and then single bit error interrupt for port B.
Example:
eccmgr {
compatible = "altr,socfpga-s10-ecc-manager";
- interrupts = <0 15 4>, <0 95 4>;
+ altr,sysmgr-syscon = <&sysmgr>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ interrupts = <0 15 4>;
interrupt-controller;
#interrupt-cells = <2>;
+ ranges;
sdramedac {
compatible = "altr,sdram-edac-s10";
- interrupts = <16 4>, <48 4>;
+ interrupts = <16 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ ocram-ecc@ff8cc000 {
+ compatible = "altr,socfpga-s10-ocram-ecc";
+ reg = <ff8cc000 0x100>;
+ altr,ecc-parent = <&ocram>;
+ interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ emac0-rx-ecc@ff8c0000 {
+ compatible = "altr,socfpga-s10-eth-mac-ecc";
+ reg = <0xff8c0000 0x100>;
+ altr,ecc-parent = <&gmac0>;
+ interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ emac0-tx-ecc@ff8c0400 {
+ compatible = "altr,socfpga-s10-eth-mac-ecc";
+ reg = <0xff8c0400 0x100>;
+ altr,ecc-parent = <&gmac0>;
+ interrupts = <5 IRQ_TYPE_LEVEL_HIGH>'
+ };
+
+ nand-buf-ecc@ff8c8000 {
+ compatible = "altr,socfpga-s10-nand-ecc";
+ reg = <0xff8c8000 0x100>;
+ altr,ecc-parent = <&nand>;
+ interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ nand-rd-ecc@ff8c8400 {
+ compatible = "altr,socfpga-s10-nand-ecc";
+ reg = <0xff8c8400 0x100>;
+ altr,ecc-parent = <&nand>;
+ interrupts = <13 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ nand-wr-ecc@ff8c8800 {
+ compatible = "altr,socfpga-s10-nand-ecc";
+ reg = <0xff8c8800 0x100>;
+ altr,ecc-parent = <&nand>;
+ interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ dma-ecc@ff8c9000 {
+ compatible = "altr,socfpga-s10-dma-ecc";
+ reg = <0xff8c9000 0x100>;
+ altr,ecc-parent = <&pdma>;
+ interrupts = <10 IRQ_TYPE_LEVEL_HIGH>;
+
+ usb0-ecc@ff8c4000 {
+ compatible = "altr,socfpga-s10-usb-ecc";
+ reg = <0xff8c4000 0x100>;
+ altr,ecc-parent = <&usb0>;
+ interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ sdmmc-ecc@ff8c8c00 {
+ compatible = "altr,socfpga-s10-sdmmc-ecc";
+ reg = <0xff8c8c00 0x100>;
+ altr,ecc-parent = <&mmc>;
+ interrupts = <14 IRQ_TYPE_LEVEL_HIGH>,
+ <15 IRQ_TYPE_LEVEL_HIGH>;
};
};
diff --git a/Bindings/eeprom/at24.txt b/Bindings/eeprom/at24.txt
index 0e456bbc1213..22aead844d0f 100644
--- a/Bindings/eeprom/at24.txt
+++ b/Bindings/eeprom/at24.txt
@@ -50,6 +50,7 @@ Required properties:
"nxp,se97b" - the fallback is "atmel,24c02",
"renesas,r1ex24002" - the fallback is "atmel,24c02"
+ "renesas,r1ex24016" - the fallback is "atmel,24c16"
"renesas,r1ex24128" - the fallback is "atmel,24c128"
"rohm,br24t01" - the fallback is "atmel,24c01"
diff --git a/Bindings/fieldbus/arcx,anybus-controller.txt b/Bindings/fieldbus/arcx,anybus-controller.txt
new file mode 100644
index 000000000000..b1f9474f36d5
--- /dev/null
+++ b/Bindings/fieldbus/arcx,anybus-controller.txt
@@ -0,0 +1,71 @@
+* Arcx Anybus-S controller
+
+This chip communicates with the SoC over a parallel bus. It is
+expected that its Device Tree node is specified as the child of a node
+corresponding to the parallel bus used for communication.
+
+Required properties:
+--------------------
+
+ - compatible : The following chip-specific string:
+ "arcx,anybus-controller"
+
+ - reg : three areas:
+ index 0: bus memory area where the cpld registers are located.
+ index 1: bus memory area of the first host's dual-port ram.
+ index 2: bus memory area of the second host's dual-port ram.
+
+ - reset-gpios : the GPIO pin connected to the reset line of the controller.
+
+ - interrupts : two interrupts:
+ index 0: interrupt connected to the first host
+ index 1: interrupt connected to the second host
+ Generic interrupt client node bindings are described in
+ interrupt-controller/interrupts.txt
+
+Optional: use of subnodes
+-------------------------
+
+The card connected to a host may need additional properties. These can be
+specified in subnodes to the controller node.
+
+The subnodes are identified by the standard 'reg' property. Which information
+exactly can be specified depends on the bindings for the function driver
+for the subnode.
+
+Required controller node properties when using subnodes:
+- #address-cells: should be one.
+- #size-cells: should be zero.
+
+Required subnode properties:
+- reg: Must contain the host index of the card this subnode describes:
+ <0> for the first host on the controller
+ <1> for the second host on the controller
+ Note that only a single card can be plugged into a host, so the host
+ index uniquely describes the card location.
+
+Example of usage:
+-----------------
+
+This example places the bridge on top of the i.MX WEIM parallel bus, see:
+Documentation/devicetree/bindings/bus/imx-weim.txt
+
+&weim {
+ controller@0,0 {
+ compatible = "arcx,anybus-controller";
+ reg = <0 0 0x100>, <0 0x400000 0x800>, <1 0x400000 0x800>;
+ reset-gpios = <&gpio5 2 GPIO_ACTIVE_HIGH>;
+ interrupt-parent = <&gpio1>;
+ interrupts = <1 IRQ_TYPE_LEVEL_LOW>, <5 IRQ_TYPE_LEVEL_LOW>;
+ /* fsl,weim-cs-timing is a i.MX WEIM bus specific property */
+ fsl,weim-cs-timing = <0x024400b1 0x00001010 0x20081100
+ 0x00000000 0xa0000240 0x00000000>;
+ /* optional subnode for a card plugged into the first host */
+ #address-cells = <1>;
+ #size-cells = <0>;
+ card@0 {
+ reg = <0>;
+ /* card specific properties go here */
+ };
+ };
+};
diff --git a/Bindings/firmware/intel,ixp4xx-network-processing-engine.yaml b/Bindings/firmware/intel,ixp4xx-network-processing-engine.yaml
new file mode 100644
index 000000000000..8cb136c376fb
--- /dev/null
+++ b/Bindings/firmware/intel,ixp4xx-network-processing-engine.yaml
@@ -0,0 +1,44 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+# Copyright 2019 Linaro Ltd.
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/firmware/intel-ixp4xx-network-processing-engine.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Intel IXP4xx Network Processing Engine
+
+maintainers:
+ - Linus Walleij <linus.walleij@linaro.org>
+
+description: |
+ On the IXP4xx SoCs, the Network Processing Engine (NPE) is a small
+ processor that can load a firmware to perform offloading of networking
+ and crypto tasks. It also manages the MDIO bus to the ethernet PHYs
+ on the IXP4xx platform. All IXP4xx platforms have three NPEs at
+ consecutive memory locations. They are all included in the same
+ device node since they are not independent of each other.
+
+properties:
+ compatible:
+ oneOf:
+ - items:
+ - const: intel,ixp4xx-network-processing-engine
+
+ reg:
+ minItems: 3
+ maxItems: 3
+ items:
+ - description: NPE0 register range
+ - description: NPE1 register range
+ - description: NPE2 register range
+
+required:
+ - compatible
+ - reg
+
+examples:
+ - |
+ npe@c8006000 {
+ compatible = "intel,ixp4xx-network-processing-engine";
+ reg = <0xc8006000 0x1000>, <0xc8007000 0x1000>, <0xc8008000 0x1000>;
+ };
diff --git a/Bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt b/Bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt
index 614bac55df86..a4fe136be2ba 100644
--- a/Bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt
+++ b/Bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt
@@ -17,53 +17,6 @@ Required properties:
- "smc" : SMC #0, following the SMCCC
- "hvc" : HVC #0, following the SMCCC
---------------------------------------------------------------------------
-Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using
-Zynq MPSoC firmware interface
---------------------------------------------------------------------------
-The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
-tree. It reads required input clock frequencies from the devicetree and acts
-as clock provider for all clock consumers of PS clocks.
-
-See clock_bindings.txt for more information on the generic clock bindings.
-
-Required properties:
- - #clock-cells: Must be 1
- - compatible: Must contain: "xlnx,zynqmp-clk"
- - clocks: List of clock specifiers which are external input
- clocks to the given clock controller. Please refer
- the next section to find the input clocks for a
- given controller.
- - clock-names: List of clock names which are exteral input clocks
- to the given clock controller. Please refer to the
- clock bindings for more details.
-
-Input clocks for zynqmp Ultrascale+ clock controller:
-
-The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock
-inputs. These required clock inputs are:
- - pss_ref_clk (PS reference clock)
- - video_clk (reference clock for video system )
- - pss_alt_ref_clk (alternative PS reference clock)
- - aux_ref_clk
- - gt_crx_ref_clk (transceiver reference clock)
-
-The following strings are optional parameters to the 'clock-names' property in
-order to provide an optional (E)MIO clock source:
- - swdt0_ext_clk
- - swdt1_ext_clk
- - gem0_emio_clk
- - gem1_emio_clk
- - gem2_emio_clk
- - gem3_emio_clk
- - mio_clk_XX # with XX = 00..77
- - mio_clk_50_or_51 #for the mux clock to gem tsu from 50 or 51
-
-
-Output clocks are registered based on clock information received
-from firmware. Output clocks indexes are mentioned in
-include/dt-bindings/clock/xlnx,zynqmp-clk.h.
-
-------
Example
-------
@@ -72,11 +25,6 @@ firmware {
zynqmp_firmware: zynqmp-firmware {
compatible = "xlnx,zynqmp-firmware";
method = "smc";
- zynqmp_clk: clock-controller {
- #clock-cells = <1>;
- compatible = "xlnx,zynqmp-clk";
- clocks = <&pss_ref_clk>, <&video_clk>, <&pss_alt_ref_clk>, <&aux_ref_clk>, <&gt_crx_ref_clk>;
- clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk","aux_ref_clk", "gt_crx_ref_clk";
- };
+ ...
};
};
diff --git a/Bindings/fpga/xlnx,zynqmp-pcap-fpga.txt b/Bindings/fpga/xlnx,zynqmp-pcap-fpga.txt
new file mode 100644
index 000000000000..3052bf619dd5
--- /dev/null
+++ b/Bindings/fpga/xlnx,zynqmp-pcap-fpga.txt
@@ -0,0 +1,25 @@
+Devicetree bindings for Zynq Ultrascale MPSoC FPGA Manager.
+The ZynqMP SoC uses the PCAP (Processor configuration Port) to configure the
+Programmable Logic (PL). The configuration uses the firmware interface.
+
+Required properties:
+- compatible: should contain "xlnx,zynqmp-pcap-fpga"
+
+Example for full FPGA configuration:
+
+ fpga-region0 {
+ compatible = "fpga-region";
+ fpga-mgr = <&zynqmp_pcap>;
+ #address-cells = <0x1>;
+ #size-cells = <0x1>;
+ };
+
+ firmware {
+ zynqmp_firmware: zynqmp-firmware {
+ compatible = "xlnx,zynqmp-firmware";
+ method = "smc";
+ zynqmp_pcap: pcap {
+ compatible = "xlnx,zynqmp-pcap-fpga";
+ };
+ };
+ };
diff --git a/Bindings/gnss/u-blox.txt b/Bindings/gnss/u-blox.txt
index e475659cb85f..7cdefd058fe0 100644
--- a/Bindings/gnss/u-blox.txt
+++ b/Bindings/gnss/u-blox.txt
@@ -9,6 +9,7 @@ Required properties:
- compatible : Must be one of
+ "u-blox,neo-6m"
"u-blox,neo-8"
"u-blox,neo-m8"
diff --git a/Bindings/gpio/gpio-pca953x.txt b/Bindings/gpio/gpio-pca953x.txt
index fb144e2b6522..dab537c20def 100644
--- a/Bindings/gpio/gpio-pca953x.txt
+++ b/Bindings/gpio/gpio-pca953x.txt
@@ -2,6 +2,7 @@
Required properties:
- compatible: Has to contain one of the following:
+ nxp,pca6416
nxp,pca9505
nxp,pca9534
nxp,pca9535
@@ -30,6 +31,7 @@ Required properties:
ti,tca6424
ti,tca9539
ti,tca9554
+ onnn,cat9554
onnn,pca9654
exar,xra1202
- gpio-controller: if used as gpio expander.
diff --git a/Bindings/gpu/arm,mali-bifrost.txt b/Bindings/gpu/arm,mali-bifrost.txt
new file mode 100644
index 000000000000..b8be9dbc68b4
--- /dev/null
+++ b/Bindings/gpu/arm,mali-bifrost.txt
@@ -0,0 +1,92 @@
+ARM Mali Bifrost GPU
+====================
+
+Required properties:
+
+- compatible :
+ * Since Mali Bifrost GPU model/revision is fully discoverable by reading
+ some determined registers, must contain the following:
+ + "arm,mali-bifrost"
+ * which must be preceded by one of the following vendor specifics:
+ + "amlogic,meson-g12a-mali"
+
+- reg : Physical base address of the device and length of the register area.
+
+- interrupts : Contains the three IRQ lines required by Mali Bifrost devices,
+ in the following defined order.
+
+- interrupt-names : Contains the names of IRQ resources in this exact defined
+ order: "job", "mmu", "gpu".
+
+Optional properties:
+
+- clocks : Phandle to clock for the Mali Bifrost device.
+
+- mali-supply : Phandle to regulator for the Mali device. Refer to
+ Documentation/devicetree/bindings/regulator/regulator.txt for details.
+
+- operating-points-v2 : Refer to Documentation/devicetree/bindings/opp/opp.txt
+ for details.
+
+- resets : Phandle of the GPU reset line.
+
+Vendor-specific bindings
+------------------------
+
+The Mali GPU is integrated very differently from one SoC to
+another. In order to accommodate those differences, you have the option
+to specify one more vendor-specific compatible, among:
+
+- "amlogic,meson-g12a-mali"
+ Required properties:
+ - resets : Should contain phandles of :
+ + GPU reset line
+ + GPU APB glue reset line
+
+Example for a Mali-G31:
+
+gpu@ffa30000 {
+ compatible = "amlogic,meson-g12a-mali", "arm,mali-bifrost";
+ reg = <0xffe40000 0x10000>;
+ interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "job", "mmu", "gpu";
+ clocks = <&clk CLKID_MALI>;
+ mali-supply = <&vdd_gpu>;
+ operating-points-v2 = <&gpu_opp_table>;
+ resets = <&reset RESET_DVALIN_CAPB3>, <&reset RESET_DVALIN>;
+};
+
+gpu_opp_table: opp_table0 {
+ compatible = "operating-points-v2";
+
+ opp@533000000 {
+ opp-hz = /bits/ 64 <533000000>;
+ opp-microvolt = <1250000>;
+ };
+ opp@450000000 {
+ opp-hz = /bits/ 64 <450000000>;
+ opp-microvolt = <1150000>;
+ };
+ opp@400000000 {
+ opp-hz = /bits/ 64 <400000000>;
+ opp-microvolt = <1125000>;
+ };
+ opp@350000000 {
+ opp-hz = /bits/ 64 <350000000>;
+ opp-microvolt = <1075000>;
+ };
+ opp@266000000 {
+ opp-hz = /bits/ 64 <266000000>;
+ opp-microvolt = <1025000>;
+ };
+ opp@160000000 {
+ opp-hz = /bits/ 64 <160000000>;
+ opp-microvolt = <925000>;
+ };
+ opp@100000000 {
+ opp-hz = /bits/ 64 <100000000>;
+ opp-microvolt = <912500>;
+ };
+};
diff --git a/Bindings/gpu/arm,mali-midgard.txt b/Bindings/gpu/arm,mali-midgard.txt
index 18a2cde2e5f3..1b1a74129141 100644
--- a/Bindings/gpu/arm,mali-midgard.txt
+++ b/Bindings/gpu/arm,mali-midgard.txt
@@ -37,6 +37,20 @@ Optional properties:
- operating-points-v2 : Refer to Documentation/devicetree/bindings/opp/opp.txt
for details.
+- resets : Phandle of the GPU reset line.
+
+Vendor-specific bindings
+------------------------
+
+The Mali GPU is integrated very differently from one SoC to
+another. In order to accomodate those differences, you have the option
+to specify one more vendor-specific compatible, among:
+
+- "amlogic,meson-gxm-mali"
+ Required properties:
+ - resets : Should contain phandles of :
+ + GPU reset line
+ + GPU APB glue reset line
Example for a Mali-T760:
diff --git a/Bindings/gpu/aspeed-gfx.txt b/Bindings/gpu/aspeed-gfx.txt
new file mode 100644
index 000000000000..958bdf962339
--- /dev/null
+++ b/Bindings/gpu/aspeed-gfx.txt
@@ -0,0 +1,41 @@
+Device tree configuration for the GFX display device on the ASPEED SoCs
+
+Required properties:
+ - compatible
+ * Must be one of the following:
+ + aspeed,ast2500-gfx
+ + aspeed,ast2400-gfx
+ * In addition, the ASPEED pinctrl bindings require the 'syscon' property to
+ be present
+
+ - reg: Physical base address and length of the GFX registers
+
+ - interrupts: interrupt number for the GFX device
+
+ - clocks: clock number used to generate the pixel clock
+
+ - resets: reset line that must be released to use the GFX device
+
+ - memory-region:
+ Phandle to a memory region to allocate from, as defined in
+ Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt
+
+
+Example:
+
+gfx: display@1e6e6000 {
+ compatible = "aspeed,ast2500-gfx", "syscon";
+ reg = <0x1e6e6000 0x1000>;
+ reg-io-width = <4>;
+ clocks = <&syscon ASPEED_CLK_GATE_D1CLK>;
+ resets = <&syscon ASPEED_RESET_CRT1>;
+ interrupts = <0x19>;
+ memory-region = <&gfx_memory>;
+};
+
+gfx_memory: framebuffer {
+ size = <0x01000000>;
+ alignment = <0x01000000>;
+ compatible = "shared-dma-pool";
+ reusable;
+};
diff --git a/Bindings/gpu/brcm,bcm-v3d.txt b/Bindings/gpu/brcm,bcm-v3d.txt
index c907aa8dd755..b2df82b44625 100644
--- a/Bindings/gpu/brcm,bcm-v3d.txt
+++ b/Bindings/gpu/brcm,bcm-v3d.txt
@@ -6,15 +6,20 @@ For V3D 2.x, see brcm,bcm-vc4.txt.
Required properties:
- compatible: Should be "brcm,7268-v3d" or "brcm,7278-v3d"
- reg: Physical base addresses and lengths of the register areas
-- reg-names: Names for the register areas. The "hub", "bridge", and "core0"
+- reg-names: Names for the register areas. The "hub" and "core0"
register areas are always required. The "gca" register area
- is required if the GCA cache controller is present.
+ is required if the GCA cache controller is present. The
+ "bridge" register area is required if an external reset
+ controller is not present.
- interrupts: The interrupt numbers. The first interrupt is for the hub,
- while the following interrupts are for the cores.
+ while the following interrupts are separate interrupt lines
+ for the cores (if they don't share the hub's interrupt).
See bindings/interrupt-controller/interrupts.txt
Optional properties:
- clocks: The core clock the unit runs on
+- resets: The reset line for v3d, if not using a mapping of the bridge
+ See bindings/reset/reset.txt
v3d {
compatible = "brcm,7268-v3d";
diff --git a/Bindings/hwmon/cirrus,lochnagar.txt b/Bindings/hwmon/cirrus,lochnagar.txt
new file mode 100644
index 000000000000..ffb79ccf51ee
--- /dev/null
+++ b/Bindings/hwmon/cirrus,lochnagar.txt
@@ -0,0 +1,26 @@
+Cirrus Logic Lochnagar Audio Development Board
+
+Lochnagar is an evaluation and development board for Cirrus Logic
+Smart CODEC and Amp devices. It allows the connection of most Cirrus
+Logic devices on mini-cards, as well as allowing connection of
+various application processor systems to provide a full evaluation
+platform. Audio system topology, clocking and power can all be
+controlled through the Lochnagar, allowing the device under test
+to be used in a variety of possible use cases.
+
+This binding document describes the binding for the hardware monitor
+portion of the driver.
+
+This binding must be part of the Lochnagar MFD binding:
+ [4] ../mfd/cirrus,lochnagar.txt
+
+Required properties:
+
+ - compatible : One of the following strings:
+ "cirrus,lochnagar2-hwmon"
+
+Example:
+
+lochnagar-hwmon {
+ compatible = "cirrus,lochnagar2-hwmon";
+};
diff --git a/Bindings/hwmon/g762.txt b/Bindings/hwmon/g762.txt
index 25cc6d8ee575..6d154c4923de 100644
--- a/Bindings/hwmon/g762.txt
+++ b/Bindings/hwmon/g762.txt
@@ -21,7 +21,7 @@ If an optional property is not set in .dts file, then current value is kept
unmodified (e.g. u-boot installed value).
Additional information on operational parameters for the device is available
-in Documentation/hwmon/g762. A detailed datasheet for the device is available
+in Documentation/hwmon/g762.rst. A detailed datasheet for the device is available
at http://natisbad.org/NAS/refs/GMT_EDS-762_763-080710-0.2.pdf.
Example g762 node:
diff --git a/Bindings/hwmon/lm75.txt b/Bindings/hwmon/lm75.txt
index 12d8cf7cf592..586b5ed70be7 100644
--- a/Bindings/hwmon/lm75.txt
+++ b/Bindings/hwmon/lm75.txt
@@ -25,6 +25,7 @@ Required properties:
"ti,tmp175",
"ti,tmp275",
"ti,tmp75",
+ "ti,tmp75b",
"ti,tmp75c",
- reg: I2C bus address of the device
diff --git a/Bindings/hwmon/pwm-fan.txt b/Bindings/hwmon/pwm-fan.txt
index 49ca5d83ed13..41b76762953a 100644
--- a/Bindings/hwmon/pwm-fan.txt
+++ b/Bindings/hwmon/pwm-fan.txt
@@ -7,13 +7,20 @@ Required properties:
which correspond to thermal cooling states
Optional properties:
-- fan-supply : phandle to the regulator that provides power to the fan
+- fan-supply : phandle to the regulator that provides power to the fan
+- interrupts : This contains a single interrupt specifier which
+ describes the tachometer output of the fan as an
+ interrupt source. The output signal must generate a
+ defined number of interrupts per fan revolution, which
+ require that it must be self resetting edge interrupts.
+ See interrupt-controller/interrupts.txt for the format.
+- pulses-per-revolution : define the tachometer pulses per fan revolution as
+ an integer (default is 2 interrupts per revolution).
+ The value must be greater than zero.
Example:
fan0: pwm-fan {
compatible = "pwm-fan";
- cooling-min-state = <0>;
- cooling-max-state = <3>;
#cooling-cells = <2>;
pwms = <&pwm 0 10000 0>;
cooling-levels = <0 102 170 230>;
@@ -38,3 +45,13 @@ Example:
};
};
};
+
+Example 2:
+ fan0: pwm-fan {
+ compatible = "pwm-fan";
+ pwms = <&pwm 0 40000 0>;
+ fan-supply = <&reg_fan>;
+ interrupt-parent = <&gpio5>;
+ interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
+ pulses-per-revolution = <2>;
+ };
diff --git a/Bindings/i2c/brcm,iproc-i2c.txt b/Bindings/i2c/brcm,iproc-i2c.txt
index 81f982ccca31..d12cc33cca6c 100644
--- a/Bindings/i2c/brcm,iproc-i2c.txt
+++ b/Bindings/i2c/brcm,iproc-i2c.txt
@@ -3,15 +3,12 @@ Broadcom iProc I2C controller
Required properties:
- compatible:
- Must be "brcm,iproc-i2c"
+ Must be "brcm,iproc-i2c" or "brcm,iproc-nic-i2c"
- reg:
Define the base and range of the I/O address space that contain the iProc
I2C controller registers
-- interrupts:
- Should contain the I2C interrupt
-
- clock-frequency:
This is the I2C bus clock. Need to be either 100000 or 400000
@@ -21,6 +18,18 @@ Required properties:
- #size-cells:
Always 0
+Optional properties:
+
+- interrupts:
+ Should contain the I2C interrupt. For certain revisions of the I2C
+ controller, I2C interrupt is unwired to the interrupt controller. In such
+ case, this property should be left unspecified, and driver will fall back
+ to polling mode
+
+- brcm,ape-hsls-addr-mask:
+ Required for "brcm,iproc-nic-i2c". Host view of address mask into the
+ 'APE' co-processor. Value must be unsigned, 32-bit
+
Example:
i2c0: i2c@18008000 {
compatible = "brcm,iproc-i2c";
diff --git a/Bindings/i2c/i2c-designware.txt b/Bindings/i2c/i2c-designware.txt
index 3e4bcc2fb6f7..08be4d3846e5 100644
--- a/Bindings/i2c/i2c-designware.txt
+++ b/Bindings/i2c/i2c-designware.txt
@@ -6,12 +6,21 @@ Required properties :
or "mscc,ocelot-i2c" with "snps,designware-i2c" for fallback
- reg : Offset and length of the register set for the device
- interrupts : <IRQ> where IRQ is the interrupt number.
+ - clocks : phandles for the clocks, see the description of clock-names below.
+ The phandle for the "ic_clk" clock is required. The phandle for the "pclk"
+ clock is optional. If a single clock is specified but no clock-name, it is
+ the "ic_clk" clock. If both clocks are listed, the "ic_clk" must be first.
Recommended properties :
- clock-frequency : desired I2C bus clock frequency in Hz.
Optional properties :
+
+ - clock-names : Contains the names of the clocks:
+ "ic_clk", for the core clock used to generate the external I2C clock.
+ "pclk", the interface clock, required for register access.
+
- reg : for "mscc,ocelot-i2c", a second register set to configure the SDA hold
time, named ICPU_CFG:TWI_DELAY in the datasheet.
diff --git a/Bindings/i2c/i2c-mt65xx.txt b/Bindings/i2c/i2c-mt65xx.txt
index ee4c32454198..68f6d73a8b73 100644
--- a/Bindings/i2c/i2c-mt65xx.txt
+++ b/Bindings/i2c/i2c-mt65xx.txt
@@ -12,13 +12,16 @@ Required properties:
"mediatek,mt7623-i2c", "mediatek,mt6577-i2c": for MediaTek MT7623
"mediatek,mt7629-i2c", "mediatek,mt2712-i2c": for MediaTek MT7629
"mediatek,mt8173-i2c": for MediaTek MT8173
+ "mediatek,mt8183-i2c": for MediaTek MT8183
+ "mediatek,mt8516-i2c", "mediatek,mt2712-i2c": for MediaTek MT8516
- reg: physical base address of the controller and dma base, length of memory
mapped region.
- interrupts: interrupt number to the cpu.
- clock-div: the fixed value for frequency divider of clock source in i2c
module. Each IC may be different.
- clocks: clock name from clock manager
- - clock-names: Must include "main" and "dma", if enable have-pmic need include
+ - clock-names: Must include "main" and "dma", "arb" is for multi-master that
+ one bus has more than two i2c controllers, if enable have-pmic need include
"pmic" extra.
Optional properties:
diff --git a/Bindings/i2c/i2c-riic.txt b/Bindings/i2c/i2c-riic.txt
index 0bcc4716c319..e26fe3ad86a9 100644
--- a/Bindings/i2c/i2c-riic.txt
+++ b/Bindings/i2c/i2c-riic.txt
@@ -1,7 +1,10 @@
Device tree configuration for Renesas RIIC driver
Required properties:
-- compatible : "renesas,riic-<soctype>". "renesas,riic-rz" as fallback
+- compatible :
+ "renesas,riic-r7s72100" if the device is a part of a R7S72100 SoC.
+ "renesas,riic-r7s9210" if the device is a part of a R7S9210 SoC.
+ "renesas,riic-rz" for a generic RZ/A compatible device.
- reg : address start and address range size of device
- interrupts : 8 interrupts (TEI, RI, TI, SPI, STI, NAKI, ALI, TMOI)
- clock-frequency : frequency of bus clock in Hz
diff --git a/Bindings/i2c/i2c-stm32.txt b/Bindings/i2c/i2c-stm32.txt
index 69240e189b01..f334738f7a35 100644
--- a/Bindings/i2c/i2c-stm32.txt
+++ b/Bindings/i2c/i2c-stm32.txt
@@ -1,11 +1,11 @@
* I2C controller embedded in STMicroelectronics STM32 I2C platform
-Required properties :
-- compatible : Must be one of the following
+Required properties:
+- compatible: Must be one of the following
- "st,stm32f4-i2c"
- "st,stm32f7-i2c"
-- reg : Offset and length of the register set for the device
-- interrupts : Must contain the interrupt id for I2C event and then the
+- reg: Offset and length of the register set for the device
+- interrupts: Must contain the interrupt id for I2C event and then the
interrupt id for I2C error.
- resets: Must contain the phandle to the reset controller.
- clocks: Must contain the input clock of the I2C instance.
@@ -14,25 +14,26 @@ Required properties :
- #address-cells = <1>;
- #size-cells = <0>;
-Optional properties :
-- clock-frequency : Desired I2C bus clock frequency in Hz. If not specified,
+Optional properties:
+- clock-frequency: Desired I2C bus clock frequency in Hz. If not specified,
the default 100 kHz frequency will be used.
For STM32F4 SoC Standard-mode and Fast-mode are supported, possible values are
100000 and 400000.
- For STM32F7 SoC, Standard-mode, Fast-mode and Fast-mode Plus are supported,
- possible values are 100000, 400000 and 1000000.
-- i2c-scl-rising-time-ns : Only for STM32F7, I2C SCL Rising time for the board
- (default: 25)
-- i2c-scl-falling-time-ns : Only for STM32F7, I2C SCL Falling time for the board
- (default: 10)
+ For STM32F7, STM32H7 and STM32MP1 SoCs, Standard-mode, Fast-mode and Fast-mode
+ Plus are supported, possible values are 100000, 400000 and 1000000.
+- i2c-scl-rising-time-ns: I2C SCL Rising time for the board (default: 25)
+ For STM32F7, STM32H7 and STM32MP1 only.
+- i2c-scl-falling-time-ns: I2C SCL Falling time for the board (default: 10)
+ For STM32F7, STM32H7 and STM32MP1 only.
I2C Timings are derived from these 2 values
-- st,syscfg-fmp: Only for STM32F7, use to set Fast Mode Plus bit within SYSCFG
- whether Fast Mode Plus speed is selected by slave.
- 1st cell : phandle to syscfg
- 2nd cell : register offset within SYSCFG
- 3rd cell : register bitmask for FMP bit
+- st,syscfg-fmp: Use to set Fast Mode Plus bit within SYSCFG when Fast Mode
+ Plus speed is selected by slave.
+ 1st cell: phandle to syscfg
+ 2nd cell: register offset within SYSCFG
+ 3rd cell: register bitmask for FMP bit
+ For STM32F7, STM32H7 and STM32MP1 only.
-Example :
+Example:
i2c@40005400 {
compatible = "st,stm32f4-i2c";
diff --git a/Bindings/iio/accel/kionix,kxcjk1013.txt b/Bindings/iio/accel/kionix,kxcjk1013.txt
new file mode 100644
index 000000000000..eb76a02e2a82
--- /dev/null
+++ b/Bindings/iio/accel/kionix,kxcjk1013.txt
@@ -0,0 +1,17 @@
+Kionix KXCJK-1013 Accelerometer device tree bindings
+
+Required properties:
+
+- compatible: Must be one of:
+ "kionix,kxcjk1013"
+ "kionix,kxcj91008"
+ "kionix,kxtj21009"
+ "kionix,kxtf9"
+ - reg: i2c slave address
+
+Example:
+
+kxtf9@f {
+ compatible = "kionix,kxtf9";
+ reg = <0x0F>;
+};
diff --git a/Bindings/iio/adc/adi,ad7606.txt b/Bindings/iio/adc/adi,ad7606.txt
index d7b6241ca881..d8652460198e 100644
--- a/Bindings/iio/adc/adi,ad7606.txt
+++ b/Bindings/iio/adc/adi,ad7606.txt
@@ -7,6 +7,7 @@ Required properties for the AD7606:
* "adi,ad7606-8"
* "adi,ad7606-6"
* "adi,ad7606-4"
+ * "adi,ad7616"
- reg: SPI chip select number for the device
- spi-max-frequency: Max SPI frequency to use
see: Documentation/devicetree/bindings/spi/spi-bus.txt
diff --git a/Bindings/iio/adc/adi,ad7780.txt b/Bindings/iio/adc/adi,ad7780.txt
new file mode 100644
index 000000000000..440e52555349
--- /dev/null
+++ b/Bindings/iio/adc/adi,ad7780.txt
@@ -0,0 +1,48 @@
+* Analog Devices AD7170/AD7171/AD7780/AD7781
+
+Data sheets:
+
+- AD7170:
+ * https://www.analog.com/media/en/technical-documentation/data-sheets/AD7170.pdf
+- AD7171:
+ * https://www.analog.com/media/en/technical-documentation/data-sheets/AD7171.pdf
+- AD7780:
+ * https://www.analog.com/media/en/technical-documentation/data-sheets/ad7780.pdf
+- AD7781:
+ * https://www.analog.com/media/en/technical-documentation/data-sheets/AD7781.pdf
+
+Required properties:
+
+- compatible: should be one of
+ * "adi,ad7170"
+ * "adi,ad7171"
+ * "adi,ad7780"
+ * "adi,ad7781"
+- reg: spi chip select number for the device
+- vref-supply: the regulator supply for the ADC reference voltage
+
+Optional properties:
+
+- powerdown-gpios: must be the device tree identifier of the PDRST pin. If
+ specified, it will be asserted during driver probe. As the
+ line is active high, it should be marked GPIO_ACTIVE_HIGH.
+- adi,gain-gpios: must be the device tree identifier of the GAIN pin. Only for
+ the ad778x chips. If specified, it will be asserted during
+ driver probe. As the line is active low, it should be marked
+ GPIO_ACTIVE_LOW.
+- adi,filter-gpios: must be the device tree identifier of the FILTER pin. Only
+ for the ad778x chips. If specified, it will be asserted
+ during driver probe. As the line is active low, it should be
+ marked GPIO_ACTIVE_LOW.
+
+Example:
+
+adc@0 {
+ compatible = "adi,ad7780";
+ reg = <0>;
+ vref-supply = <&vdd_supply>
+
+ powerdown-gpios = <&gpio 12 GPIO_ACTIVE_HIGH>;
+ adi,gain-gpios = <&gpio 5 GPIO_ACTIVE_LOW>;
+ adi,filter-gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
+};
diff --git a/Bindings/iio/adc/amlogic,meson-saradc.txt b/Bindings/iio/adc/amlogic,meson-saradc.txt
index 75c775954102..d57e9df25f4f 100644
--- a/Bindings/iio/adc/amlogic,meson-saradc.txt
+++ b/Bindings/iio/adc/amlogic,meson-saradc.txt
@@ -9,6 +9,7 @@ Required properties:
- "amlogic,meson-gxl-saradc" for GXL
- "amlogic,meson-gxm-saradc" for GXM
- "amlogic,meson-axg-saradc" for AXG
+ - "amlogic,meson-g12a-saradc" for AXG
along with the generic "amlogic,meson-saradc"
- reg: the physical base address and length of the registers
- interrupts: the interrupt indicating end of sampling
diff --git a/Bindings/iio/adc/avia-hx711.txt b/Bindings/iio/adc/avia-hx711.txt
deleted file mode 100644
index 7222328a3d0d..000000000000
--- a/Bindings/iio/adc/avia-hx711.txt
+++ /dev/null
@@ -1,24 +0,0 @@
-* AVIA HX711 ADC chip for weight cells
- Bit-banging driver
-
-Required properties:
- - compatible: Should be "avia,hx711"
- - sck-gpios: Definition of the GPIO for the clock
- - dout-gpios: Definition of the GPIO for data-out
- See Documentation/devicetree/bindings/gpio/gpio.txt
- - avdd-supply: Definition of the regulator used as analog supply
-
-Optional properties:
- - clock-frequency: Frequency of PD_SCK in Hz
- Minimum value allowed is 10 kHz because of maximum
- high time of 50 microseconds.
-
-Example:
-weight {
- compatible = "avia,hx711";
- sck-gpios = <&gpio3 10 GPIO_ACTIVE_HIGH>;
- dout-gpios = <&gpio0 7 GPIO_ACTIVE_HIGH>;
- avdd-suppy = <&avdd>;
- clock-frequency = <100000>;
-};
-
diff --git a/Bindings/iio/adc/avia-hx711.yaml b/Bindings/iio/adc/avia-hx711.yaml
new file mode 100644
index 000000000000..8a4100ceeaf2
--- /dev/null
+++ b/Bindings/iio/adc/avia-hx711.yaml
@@ -0,0 +1,66 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/iio/adc/avia-hx711.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: AVIA HX711 ADC chip for weight cells
+
+maintainers:
+ - Andreas Klinger <ak@it-klinger.de>
+
+description: |
+ Bit-banging driver using two GPIOs:
+ - sck-gpio gives a clock to the sensor with 24 cycles for data retrieval
+ and up to 3 cycles for selection of the input channel and gain for the
+ next measurement
+ - dout-gpio is the sensor data the sensor responds to the clock
+
+ Specifications about the driver can be found at:
+ http://www.aviaic.com/ENProducts.aspx
+
+properties:
+ compatible:
+ enum:
+ - avia,hx711
+
+ sck-gpios:
+ description:
+ Definition of the GPIO for the clock (output). In the datasheet it is
+ named PD_SCK
+ maxItems: 1
+
+ dout-gpios:
+ description:
+ Definition of the GPIO for the data-out sent by the sensor in
+ response to the clock (input).
+ See Documentation/devicetree/bindings/gpio/gpio.txt for information
+ on how to specify a consumer gpio.
+ maxItems: 1
+
+ avdd-supply:
+ description:
+ Definition of the regulator used as analog supply
+ maxItems: 1
+
+ clock-frequency:
+ minimum: 20000
+ maximum: 2500000
+ default: 400000
+
+required:
+ - compatible
+ - sck-gpios
+ - dout-gpios
+ - avdd-supply
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+ weight {
+ compatible = "avia,hx711";
+ sck-gpios = <&gpio3 10 GPIO_ACTIVE_HIGH>;
+ dout-gpios = <&gpio0 7 GPIO_ACTIVE_HIGH>;
+ avdd-suppy = <&avdd>;
+ clock-frequency = <100000>;
+ };
diff --git a/Bindings/iio/adc/imx7d-adc.txt b/Bindings/iio/adc/imx7d-adc.txt
index 5c184b940669..f1f3a552459b 100644
--- a/Bindings/iio/adc/imx7d-adc.txt
+++ b/Bindings/iio/adc/imx7d-adc.txt
@@ -10,6 +10,7 @@ Required properties:
- clocks: The root clock of the ADC controller
- clock-names: Must contain "adc", matching entry in the clocks property
- vref-supply: The regulator supply ADC reference voltage
+- #io-channel-cells: Must be 1 as per ../iio-bindings.txt
Example:
adc1: adc@30610000 {
@@ -19,4 +20,5 @@ adc1: adc@30610000 {
clocks = <&clks IMX7D_ADC_ROOT_CLK>;
clock-names = "adc";
vref-supply = <&reg_vcc_3v3_mcu>;
+ #io-channel-cells = <1>;
};
diff --git a/Bindings/iio/adc/lpc32xx-adc.txt b/Bindings/iio/adc/lpc32xx-adc.txt
index b3629d3a9adf..3a1bc669bd51 100644
--- a/Bindings/iio/adc/lpc32xx-adc.txt
+++ b/Bindings/iio/adc/lpc32xx-adc.txt
@@ -6,6 +6,10 @@ Required properties:
region.
- interrupts: The ADC interrupt
+Optional:
+ - vref-supply: The regulator supply ADC reference voltage, optional
+ for legacy reason, but highly encouraging to us in new device tree
+
Example:
adc@40048000 {
@@ -13,4 +17,5 @@ Example:
reg = <0x40048000 0x1000>;
interrupt-parent = <&mic>;
interrupts = <39 0>;
+ vref-supply = <&vcc>;
};
diff --git a/Bindings/iio/adc/qcom,spmi-vadc.txt b/Bindings/iio/adc/qcom,spmi-vadc.txt
index c81993f8d8c3..c8787688122a 100644
--- a/Bindings/iio/adc/qcom,spmi-vadc.txt
+++ b/Bindings/iio/adc/qcom,spmi-vadc.txt
@@ -13,6 +13,7 @@ VADC node:
Definition: Should contain "qcom,spmi-vadc".
Should contain "qcom,spmi-adc5" for PMIC5 ADC driver.
Should contain "qcom,spmi-adc-rev2" for PMIC rev2 ADC driver.
+ Should contain "qcom,pms405-adc" for PMS405 PMIC
- reg:
Usage: required
diff --git a/Bindings/iio/adc/ti-ads8344.txt b/Bindings/iio/adc/ti-ads8344.txt
new file mode 100644
index 000000000000..e47c3759a82b
--- /dev/null
+++ b/Bindings/iio/adc/ti-ads8344.txt
@@ -0,0 +1,19 @@
+* Texas Instruments ADS8344 A/DC chip
+
+Required properties:
+ - compatible: Must be "ti,ads8344"
+ - reg: SPI chip select number for the device
+ - vref-supply: phandle to a regulator node that supplies the
+ reference voltage
+
+Recommended properties:
+ - spi-max-frequency: Definition as per
+ Documentation/devicetree/bindings/spi/spi-bus.txt
+
+Example:
+adc@0 {
+ compatible = "ti,ads8344";
+ reg = <0>;
+ vref-supply = <&refin_supply>;
+ spi-max-frequency = <10000000>;
+};
diff --git a/Bindings/iio/chemical/plantower,pms7003.txt b/Bindings/iio/chemical/plantower,pms7003.txt
index 7b5f06f324c8..c52ea2126eaa 100644
--- a/Bindings/iio/chemical/plantower,pms7003.txt
+++ b/Bindings/iio/chemical/plantower,pms7003.txt
@@ -1,7 +1,13 @@
* Plantower PMS7003 particulate matter sensor
Required properties:
-- compatible: must be "plantower,pms7003"
+- compatible: must one of:
+ "plantower,pms1003"
+ "plantower,pms3003"
+ "plantower,pms5003"
+ "plantower,pms6003"
+ "plantower,pms7003"
+ "plantower,pmsa003"
- vcc-supply: phandle to the regulator that provides power to the sensor
Optional properties:
diff --git a/Bindings/iio/gyroscope/bmg160.txt b/Bindings/iio/gyroscope/bmg160.txt
new file mode 100644
index 000000000000..78e18a1e9c1d
--- /dev/null
+++ b/Bindings/iio/gyroscope/bmg160.txt
@@ -0,0 +1,20 @@
+* Bosch BMG160 triaxial rotation sensor (gyroscope)
+
+Required properties:
+
+ - compatible : should be "bosch,bmg160" or "bosch,bmi055_gyro"
+ - reg : the I2C address of the sensor (0x69)
+
+Optional properties:
+
+ - interrupts : interrupt mapping for GPIO IRQ, it should by configured with
+ flags IRQ_TYPE_EDGE_RISING
+
+Example:
+
+bmg160@69 {
+ compatible = "bosch,bmg160";
+ reg = <0x69>;
+ interrupt-parent = <&gpio6>;
+ interrupts = <18 (IRQ_TYPE_EDGE_RISING)>;
+};
diff --git a/Bindings/iio/gyroscope/nxp,fxas21002c.txt b/Bindings/iio/gyroscope/nxp,fxas21002c.txt
new file mode 100644
index 000000000000..465e104bbf14
--- /dev/null
+++ b/Bindings/iio/gyroscope/nxp,fxas21002c.txt
@@ -0,0 +1,31 @@
+* NXP FXAS21002C Gyroscope device tree bindings
+
+http://www.nxp.com/products/sensors/gyroscopes/3-axis-digital-gyroscope:FXAS21002C
+
+Required properties:
+ - compatible : should be "nxp,fxas21002c"
+ - reg : the I2C address of the sensor or SPI chip select number for the
+ device.
+ - vdd-supply: phandle to the regulator that provides power to the sensor.
+ - vddio-supply: phandle to the regulator that provides power to the bus.
+
+Optional properties:
+ - reset-gpios : gpio used to reset the device, see gpio/gpio.txt
+ - interrupts : device support 2 interrupts, INT1 and INT2,
+ the interrupts can be triggered on rising or falling edges.
+ See interrupt-controller/interrupts.txt
+ - interrupt-names: should contain "INT1" or "INT2", the gyroscope interrupt
+ line in use.
+ - drive-open-drain: the interrupt/data ready line will be configured
+ as open drain, which is useful if several sensors share
+ the same interrupt line. This is a boolean property.
+ (This binding is taken from pinctrl/pinctrl-bindings.txt)
+
+Example:
+
+gyroscope@20 {
+ compatible = "nxp,fxas21002c";
+ reg = <0x20>;
+ vdd-supply = <&reg_peri_3p15v>;
+ vddio-supply = <&reg_peri_3p15v>;
+};
diff --git a/Bindings/iio/imu/adi,adis16480.txt b/Bindings/iio/imu/adi,adis16480.txt
new file mode 100644
index 000000000000..ed7783f45233
--- /dev/null
+++ b/Bindings/iio/imu/adi,adis16480.txt
@@ -0,0 +1,85 @@
+
+Analog Devices ADIS16480 and similar IMUs
+
+Required properties for the ADIS16480:
+
+- compatible: Must be one of
+ * "adi,adis16375"
+ * "adi,adis16480"
+ * "adi,adis16485"
+ * "adi,adis16488"
+ * "adi,adis16495-1"
+ * "adi,adis16495-2"
+ * "adi,adis16495-3"
+ * "adi,adis16497-1"
+ * "adi,adis16497-2"
+ * "adi,adis16497-3"
+- reg: SPI chip select number for the device
+- spi-max-frequency: Max SPI frequency to use
+ see: Documentation/devicetree/bindings/spi/spi-bus.txt
+- spi-cpha: See Documentation/devicetree/bindings/spi/spi-bus.txt
+- spi-cpol: See Documentation/devicetree/bindings/spi/spi-bus.txt
+- interrupts: interrupt mapping for IRQ, accepted values are:
+ * IRQF_TRIGGER_RISING
+ * IRQF_TRIGGER_FALLING
+
+Optional properties:
+
+- interrupt-names: Data ready line selection. Valid values are:
+ * DIO1
+ * DIO2
+ * DIO3
+ * DIO4
+ If this field is left empty, DIO1 is assigned as default data ready
+ signal.
+- reset-gpios: must be the device tree identifier of the RESET pin. As the line
+ is active low, it should be marked GPIO_ACTIVE_LOW.
+- clocks: phandle to the external clock. Should be set according to
+ "clock-names".
+ If this field is left empty together with the "clock-names" field, then
+ the internal clock is used.
+- clock-names: The name of the external clock to be used. Valid values are:
+ * sync: In sync mode, the internal clock is disabled and the frequency
+ of the external clock signal establishes therate of data
+ collection and processing. See Fig 14 and 15 in the datasheet.
+ The clock-frequency must be:
+ * 3000 to 4500 Hz for adis1649x devices.
+ * 700 to 2400 Hz for adis1648x devices.
+ * pps: In Pulse Per Second (PPS) Mode, the rate of data collection and
+ production is equal to the product of the external clock
+ frequency and the scale factor in the SYNC_SCALE register, see
+ Table 154 in the datasheet.
+ The clock-frequency must be:
+ * 1 to 128 Hz for adis1649x devices.
+ * This mode is not supported by adis1648x devices.
+ If this field is left empty together with the "clocks" field, then the
+ internal clock is used.
+- adi,ext-clk-pin: The DIOx line to be used as an external clock input.
+ Valid values are:
+ * DIO1
+ * DIO2
+ * DIO3
+ * DIO4
+ Each DIOx pin supports only one function at a time (data ready line
+ selection or external clock input). When a single pin has two
+ two assignments, the enable bit for the lower priority function
+ automatically resets to zero (disabling the lower priority function).
+ Data ready has highest priority.
+ If this field is left empty, DIO2 is assigned as default external clock
+ input pin.
+
+Example:
+
+ imu@0 {
+ compatible = "adi,adis16495-1";
+ reg = <0>;
+ spi-max-frequency = <3200000>;
+ spi-cpol;
+ spi-cpha;
+ interrupts = <25 IRQF_TRIGGER_FALLING>;
+ interrupt-parent = <&gpio>;
+ interrupt-names = "DIO2";
+ clocks = <&adis16495_sync>;
+ clock-names = "sync";
+ adi,ext-clk-pin = "DIO1";
+ };
diff --git a/Bindings/iio/imu/st_lsm6dsx.txt b/Bindings/iio/imu/st_lsm6dsx.txt
index 69d53d98d0f0..efec9ece034a 100644
--- a/Bindings/iio/imu/st_lsm6dsx.txt
+++ b/Bindings/iio/imu/st_lsm6dsx.txt
@@ -8,6 +8,9 @@ Required properties:
"st,lsm6dsm"
"st,ism330dlc"
"st,lsm6dso"
+ "st,asm330lhh"
+ "st,lsm6dsox"
+ "st,lsm6dsr"
- reg: i2c address of the sensor / spi cs line
Optional properties:
diff --git a/Bindings/iio/light/vcnl4000.txt b/Bindings/iio/light/vcnl4000.txt
new file mode 100644
index 000000000000..955af4555c90
--- /dev/null
+++ b/Bindings/iio/light/vcnl4000.txt
@@ -0,0 +1,24 @@
+VISHAY VCNL4000 - Ambient Light and proximity sensor
+
+This driver supports the VCNL4000/10/20/40 and VCNL4200 chips
+
+Required properties:
+
+ -compatible: must be one of :
+ vishay,vcnl4000
+ vishay,vcnl4010
+ vishay,vcnl4020
+ vishay,vcnl4040
+ vishay,vcnl4200
+
+ -reg: I2C address of the sensor, should be one from below based on the model:
+ 0x13
+ 0x51
+ 0x60
+
+Example:
+
+light-sensor@51 {
+ compatible = "vishay,vcnl4200";
+ reg = <0x51>;
+};
diff --git a/Bindings/iio/pressure/bmp085.txt b/Bindings/iio/pressure/bmp085.txt
deleted file mode 100644
index 61c72e63c584..000000000000
--- a/Bindings/iio/pressure/bmp085.txt
+++ /dev/null
@@ -1,27 +0,0 @@
-BMP085/BMP18x/BMP28x digital pressure sensors
-
-Required properties:
-- compatible: must be one of:
- "bosch,bmp085"
- "bosch,bmp180"
- "bosch,bmp280"
- "bosch,bme280"
-
-Optional properties:
-- interrupts: interrupt mapping for IRQ
-- reset-gpios: a GPIO line handling reset of the sensor: as the line is
- active low, it should be marked GPIO_ACTIVE_LOW (see gpio/gpio.txt)
-- vddd-supply: digital voltage regulator (see regulator/regulator.txt)
-- vdda-supply: analog voltage regulator (see regulator/regulator.txt)
-
-Example:
-
-pressure@77 {
- compatible = "bosch,bmp085";
- reg = <0x77>;
- interrupt-parent = <&gpio0>;
- interrupts = <25 IRQ_TYPE_EDGE_RISING>;
- reset-gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
- vddd-supply = <&foo>;
- vdda-supply = <&bar>;
-};
diff --git a/Bindings/iio/pressure/bmp085.yaml b/Bindings/iio/pressure/bmp085.yaml
new file mode 100644
index 000000000000..c6721a7e8938
--- /dev/null
+++ b/Bindings/iio/pressure/bmp085.yaml
@@ -0,0 +1,70 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/iio/pressure/bmp085.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: BMP085/BMP180/BMP280/BME280 pressure iio sensors
+
+maintainers:
+ - Andreas Klinger <ak@it-klinger.de>
+
+description: |
+ Pressure, temperature and humidity iio sensors with i2c and spi interfaces
+
+ Specifications about the sensor can be found at:
+ https://www.bosch-sensortec.com/bst/products/all_products/bmp180
+ https://www.bosch-sensortec.com/bst/products/all_products/bmp280
+ https://www.bosch-sensortec.com/bst/products/all_products/bme280
+
+properties:
+ compatible:
+ enum:
+ - bosch,bmp085
+ - bosch,bmp180
+ - bosch,bmp280
+ - bosch,bme280
+
+ vddd-supply:
+ description:
+ digital voltage regulator (see regulator/regulator.txt)
+ maxItems: 1
+
+ vdda-supply:
+ description:
+ analog voltage regulator (see regulator/regulator.txt)
+ maxItems: 1
+
+ reset-gpios:
+ description:
+ A GPIO line handling reset of the sensor. As the line is active low,
+ it should be marked GPIO_ACTIVE_LOW (see gpio/gpio.txt)
+ maxItems: 1
+
+ interrupts:
+ description:
+ interrupt mapping for IRQ (BMP085 only)
+ maxItems: 1
+
+required:
+ - compatible
+ - vddd-supply
+ - vdda-supply
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+ #include <dt-bindings/interrupt-controller/irq.h>
+ i2c0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ pressure@77 {
+ compatible = "bosch,bmp085";
+ reg = <0x77>;
+ interrupt-parent = <&gpio0>;
+ interrupts = <25 IRQ_TYPE_EDGE_RISING>;
+ reset-gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
+ vddd-supply = <&foo>;
+ vdda-supply = <&bar>;
+ };
+ };
diff --git a/Bindings/iio/proximity/devantech-srf04.txt b/Bindings/iio/proximity/devantech-srf04.txt
deleted file mode 100644
index d4dc7a227e2e..000000000000
--- a/Bindings/iio/proximity/devantech-srf04.txt
+++ /dev/null
@@ -1,28 +0,0 @@
-* Devantech SRF04 ultrasonic range finder
- Bit-banging driver using two GPIOs
-
-Required properties:
- - compatible: Should be "devantech,srf04"
-
- - trig-gpios: Definition of the GPIO for the triggering (output)
- This GPIO is set for about 10 us by the driver to tell the
- device it should initiate the measurement cycle.
-
- - echo-gpios: Definition of the GPIO for the echo (input)
- This GPIO is set by the device as soon as an ultrasonic
- burst is sent out and reset when the first echo is
- received.
- Thus this GPIO is set while the ultrasonic waves are doing
- one round trip.
- It needs to be an GPIO which is able to deliver an
- interrupt because the time between two interrupts is
- measured in the driver.
- See Documentation/devicetree/bindings/gpio/gpio.txt for
- information on how to specify a consumer gpio.
-
-Example:
-srf04@0 {
- compatible = "devantech,srf04";
- trig-gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
- echo-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
-};
diff --git a/Bindings/iio/proximity/devantech-srf04.yaml b/Bindings/iio/proximity/devantech-srf04.yaml
new file mode 100644
index 000000000000..4e80ea7c1475
--- /dev/null
+++ b/Bindings/iio/proximity/devantech-srf04.yaml
@@ -0,0 +1,66 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/iio/proximity/devantech-srf04.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Devantech SRF04 and Maxbotix mb1000 ultrasonic range finder
+
+maintainers:
+ - Andreas Klinger <ak@it-klinger.de>
+
+description: |
+ Bit-banging driver using two GPIOs:
+ - trigger-gpio is raised by the driver to start sending out an ultrasonic
+ burst
+ - echo-gpio is held high by the sensor after sending ultrasonic burst
+ until it is received once again
+
+ Specifications about the devices can be found at:
+ http://www.robot-electronics.co.uk/htm/srf04tech.htm
+
+ http://www.maxbotix.com/documents/LV-MaxSonar-EZ_Datasheet.pdf
+
+properties:
+ compatible:
+ enum:
+ - devantech,srf04
+ - maxbotix,mb1000
+ - maxbotix,mb1010
+ - maxbotix,mb1020
+ - maxbotix,mb1030
+ - maxbotix,mb1040
+
+ trig-gpios:
+ description:
+ Definition of the GPIO for the triggering (output)
+ This GPIO is set for about 10 us by the driver to tell the device it
+ should initiate the measurement cycle.
+ See Documentation/devicetree/bindings/gpio/gpio.txt for information
+ on how to specify a consumer gpio.
+ maxItems: 1
+
+ echo-gpios:
+ description:
+ Definition of the GPIO for the echo (input)
+ This GPIO is set by the device as soon as an ultrasonic burst is sent
+ out and reset when the first echo is received.
+ Thus this GPIO is set while the ultrasonic waves are doing one round
+ trip.
+ It needs to be an GPIO which is able to deliver an interrupt because
+ the time between two interrupts is measured in the driver.
+ maxItems: 1
+
+required:
+ - compatible
+ - trig-gpios
+ - echo-gpios
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+ proximity {
+ compatible = "devantech,srf04";
+ trig-gpios = <&gpio1 15 GPIO_ACTIVE_HIGH>;
+ echo-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+ };
diff --git a/Bindings/iio/proximity/maxbotix,mb1232.txt b/Bindings/iio/proximity/maxbotix,mb1232.txt
new file mode 100644
index 000000000000..dd1058fbe9c3
--- /dev/null
+++ b/Bindings/iio/proximity/maxbotix,mb1232.txt
@@ -0,0 +1,29 @@
+* MaxBotix I2CXL-MaxSonar ultrasonic distance sensor of type mb1202,
+ mb1212, mb1222, mb1232, mb1242, mb7040 or mb7137 using the i2c interface
+ for ranging
+
+Required properties:
+ - compatible: "maxbotix,mb1202",
+ "maxbotix,mb1212",
+ "maxbotix,mb1222",
+ "maxbotix,mb1232",
+ "maxbotix,mb1242",
+ "maxbotix,mb7040" or
+ "maxbotix,mb7137"
+
+ - reg: i2c address of the device, see also i2c/i2c.txt
+
+Optional properties:
+ - interrupts: Interrupt used to announce the preceding reading
+ request has finished and that data is available.
+ If no interrupt is specified the device driver
+ falls back to wait a fixed amount of time until
+ data can be retrieved.
+
+Example:
+proximity@70 {
+ compatible = "maxbotix,mb1232";
+ reg = <0x70>;
+ interrupt-parent = <&gpio2>;
+ interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
+};
diff --git a/Bindings/iio/st-sensors.txt b/Bindings/iio/st-sensors.txt
index 52ee4baec6f0..0ef64a444479 100644
--- a/Bindings/iio/st-sensors.txt
+++ b/Bindings/iio/st-sensors.txt
@@ -49,6 +49,7 @@ Accelerometers:
- st,lis2dw12
- st,lis3dhh
- st,lis3de
+- st,lis2de12
Gyroscopes:
- st,l3g4200d-gyro
diff --git a/Bindings/iio/temperature/max31856.txt b/Bindings/iio/temperature/max31856.txt
new file mode 100644
index 000000000000..06ab43bb4de8
--- /dev/null
+++ b/Bindings/iio/temperature/max31856.txt
@@ -0,0 +1,24 @@
+Maxim MAX31856 thermocouple support
+
+https://datasheets.maximintegrated.com/en/ds/MAX31856.pdf
+
+Optional property:
+ - thermocouple-type: Type of thermocouple (THERMOCOUPLE_TYPE_K if
+ omitted). Supported types are B, E, J, K, N, R, S, T.
+
+Required properties:
+ - compatible: must be "maxim,max31856"
+ - reg: SPI chip select number for the device
+ - spi-max-frequency: As per datasheet max. supported freq is 5000000
+ - spi-cpha: must be defined for max31856 to enable SPI mode 1
+
+ Refer to spi/spi-bus.txt for generic SPI slave bindings.
+
+ Example:
+ temp-sensor@0 {
+ compatible = "maxim,max31856";
+ reg = <0>;
+ spi-max-frequency = <5000000>;
+ spi-cpha;
+ thermocouple-type = <THERMOCOUPLE_TYPE_K>;
+ };
diff --git a/Bindings/iio/temperature/temperature-bindings.txt b/Bindings/iio/temperature/temperature-bindings.txt
new file mode 100644
index 000000000000..8f339cab74ae
--- /dev/null
+++ b/Bindings/iio/temperature/temperature-bindings.txt
@@ -0,0 +1,7 @@
+If the temperature sensor device can be configured to use some specific
+thermocouple type, you can use the defined types provided in the file
+"include/dt-bindings/iio/temperature/thermocouple.h".
+
+Property:
+thermocouple-type: A single cell representing the type of the thermocouple
+ used by the device.
diff --git a/Bindings/input/gpio-vibrator.yaml b/Bindings/input/gpio-vibrator.yaml
new file mode 100644
index 000000000000..903475f52dbd
--- /dev/null
+++ b/Bindings/input/gpio-vibrator.yaml
@@ -0,0 +1,37 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/bindings/input/gpio-vibrator.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: GPIO vibrator
+
+maintainers:
+ - Luca Weiss <luca@z3ntu.xyz>
+
+description: |+
+ Registers a GPIO device as vibrator, where the on/off capability is controlled by a GPIO.
+
+properties:
+ compatible:
+ const: gpio-vibrator
+
+ enable-gpios:
+ maxItems: 1
+
+ vcc-supply:
+ description: Regulator that provides power
+
+required:
+ - compatible
+ - enable-gpios
+
+examples:
+ - |
+ #include <dt-bindings/gpio/gpio.h>
+
+ vibrator {
+ compatible = "gpio-vibrator";
+ enable-gpios = <&msmgpio 86 GPIO_ACTIVE_HIGH>;
+ vcc-supply = <&pm8941_l18>;
+ };
diff --git a/Bindings/input/lpc32xx-key.txt b/Bindings/input/lpc32xx-key.txt
index bcf62f856358..2b075a080d30 100644
--- a/Bindings/input/lpc32xx-key.txt
+++ b/Bindings/input/lpc32xx-key.txt
@@ -8,6 +8,7 @@ Required Properties:
- reg: Physical base address of the controller and length of memory mapped
region.
- interrupts: The interrupt number to the cpu.
+- clocks: phandle to clock controller plus clock-specifier pair
- nxp,debounce-delay-ms: Debounce delay in ms
- nxp,scan-delay-ms: Repeated scan period in ms
- linux,keymap: the key-code to be reported when the key is pressed
@@ -22,7 +23,9 @@ Example:
key@40050000 {
compatible = "nxp,lpc3220-key";
reg = <0x40050000 0x1000>;
- interrupts = <54 0>;
+ clocks = <&clk LPC32XX_CLK_KEY>;
+ interrupt-parent = <&sic1>;
+ interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
keypad,num-rows = <1>;
keypad,num-columns = <1>;
nxp,debounce-delay-ms = <3>;
diff --git a/Bindings/input/max77650-onkey.txt b/Bindings/input/max77650-onkey.txt
new file mode 100644
index 000000000000..477dc74f452a
--- /dev/null
+++ b/Bindings/input/max77650-onkey.txt
@@ -0,0 +1,26 @@
+Onkey driver for MAX77650 PMIC from Maxim Integrated.
+
+This module is part of the MAX77650 MFD device. For more details
+see Documentation/devicetree/bindings/mfd/max77650.txt.
+
+The onkey controller is represented as a sub-node of the PMIC node on
+the device tree.
+
+Required properties:
+--------------------
+- compatible: Must be "maxim,max77650-onkey".
+
+Optional properties:
+- linux,code: The key-code to be reported when the key is pressed.
+ Defaults to KEY_POWER.
+- maxim,onkey-slide: The system's button is a slide switch, not the default
+ push button.
+
+Example:
+--------
+
+ onkey {
+ compatible = "maxim,max77650-onkey";
+ linux,code = <KEY_END>;
+ maxim,onkey-slide;
+ };
diff --git a/Bindings/input/microchip,qt1050.txt b/Bindings/input/microchip,qt1050.txt
new file mode 100644
index 000000000000..80e75f96252b
--- /dev/null
+++ b/Bindings/input/microchip,qt1050.txt
@@ -0,0 +1,78 @@
+Microchip AT42QT1050 Five-channel Touch Sensor IC
+
+The AT42QT1050 (QT1050) is a QTouchADC sensor device. The device can sense from
+one to five keys, dependent on mode. The QT1050 includes all signal processing
+functions necessary to provide stable sensing under a wide variety of changing
+conditions, and the outputs are fully debounced.
+
+The touchkey device node should be placed inside an I2C bus node.
+
+Required properties:
+- compatible: Must be "microchip,qt1050"
+- reg: The I2C address of the device
+- interrupts: The sink for the touchpad's IRQ output,
+ see ../interrupt-controller/interrupts.txt
+
+Optional properties:
+- wakeup-source: touch keys can be used as a wakeup source
+
+Each button (key) is represented as a sub-node:
+
+Each not specified key or key with linux,code set to KEY_RESERVED gets disabled
+in HW.
+
+Subnode properties:
+- linux,code: Keycode to emit.
+- reg: The key number. Valid values: 0, 1, 2, 3, 4.
+
+Optional subnode-properties:
+
+If a optional property is missing or has a invalid value the default value is
+taken.
+
+- microchip,pre-charge-time-ns:
+ Each touchpad need some time to precharge. The value depends on the mechanical
+ layout.
+ Valid value range: 0 - 637500; values must be a multiple of 2500;
+ default is 0.
+- microchip,average-samples:
+ Number of data samples which are averaged for each read.
+ Valid values: 1, 4, 16, 64, 256, 1024, 4096, 16384; default is 1.
+- microchip,average-scaling:
+ The scaling factor which is used to scale the average-samples.
+ Valid values: 1, 2, 4, 8, 16, 32, 64, 128; default is 1.
+- microchip,threshold:
+ Number of counts to register a touch detection.
+ Valid value range: 0 - 255; default is 20.
+
+Example:
+QT1050 with 3 non continuous keys, key2 and key4 are disabled.
+
+touchkeys@41 {
+ compatible = "microchip,qt1050";
+ reg = <0x41>;
+ interrupt-parent = <&gpio0>;
+ interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+ up@0 {
+ reg = <0>;
+ linux,code = <KEY_UP>;
+ microchip,average-samples = <64>;
+ microchip,average-scaling = <16>;
+ microchip,pre-charge-time-ns = <10000>;
+ };
+
+ right@1 {
+ reg = <1>;
+ linux,code = <KEY_RIGHT>;
+ microchip,average-samples = <64>;
+ microchip,average-scaling = <8>;
+ };
+
+ down@3 {
+ reg = <3>;
+ linux,code = <KEY_DOWN>;
+ microchip,average-samples = <256>;
+ microchip,average-scaling = <16>;
+ };
+};
diff --git a/Bindings/input/sun4i-lradc-keys.txt b/Bindings/input/sun4i-lradc-keys.txt
index 1458c3179a63..496125c6bfb7 100644
--- a/Bindings/input/sun4i-lradc-keys.txt
+++ b/Bindings/input/sun4i-lradc-keys.txt
@@ -2,12 +2,14 @@ Allwinner sun4i low res adc attached tablet keys
------------------------------------------------
Required properties:
- - compatible: "allwinner,sun4i-a10-lradc-keys"
+ - compatible: should be one of the following string:
+ "allwinner,sun4i-a10-lradc-keys"
+ "allwinner,sun8i-a83t-r-lradc"
- reg: mmio address range of the chip
- interrupts: interrupt to which the chip is connected
- vref-supply: powersupply for the lradc reference voltage
-Each key is represented as a sub-node of "allwinner,sun4i-a10-lradc-keys":
+Each key is represented as a sub-node of the compatible mentioned above:
Required subnode-properties:
- label: Descriptive name of the key.
diff --git a/Bindings/input/touchscreen/goodix.txt b/Bindings/input/touchscreen/goodix.txt
index 8cf0b4d38a7e..fc03ea4cf5ab 100644
--- a/Bindings/input/touchscreen/goodix.txt
+++ b/Bindings/input/touchscreen/goodix.txt
@@ -3,6 +3,7 @@ Device tree bindings for Goodix GT9xx series touchscreen controller
Required properties:
- compatible : Should be "goodix,gt1151"
+ or "goodix,gt5663"
or "goodix,gt5688"
or "goodix,gt911"
or "goodix,gt9110"
@@ -19,6 +20,8 @@ Optional properties:
- irq-gpios : GPIO pin used for IRQ. The driver uses the
interrupt gpio pin as output to reset the device.
- reset-gpios : GPIO pin used for reset
+ - AVDD28-supply : Analog power supply regulator on AVDD28 pin
+ - VDDIO-supply : GPIO power supply regulator on VDDIO pin
- touchscreen-inverted-x
- touchscreen-inverted-y
- touchscreen-size-x
diff --git a/Bindings/input/touchscreen/iqs5xx.txt b/Bindings/input/touchscreen/iqs5xx.txt
new file mode 100644
index 000000000000..efa0820e2469
--- /dev/null
+++ b/Bindings/input/touchscreen/iqs5xx.txt
@@ -0,0 +1,80 @@
+Azoteq IQS550/572/525 Trackpad/Touchscreen Controller
+
+Required properties:
+
+- compatible : Must be equal to one of the following:
+ "azoteq,iqs550"
+ "azoteq,iqs572"
+ "azoteq,iqs525"
+
+- reg : I2C slave address for the device.
+
+- interrupts : GPIO to which the device's active-high RDY
+ output is connected (see [0]).
+
+- reset-gpios : GPIO to which the device's active-low NRST
+ input is connected (see [1]).
+
+Optional properties:
+
+- touchscreen-min-x : See [2].
+
+- touchscreen-min-y : See [2].
+
+- touchscreen-size-x : See [2]. If this property is omitted, the
+ maximum x-coordinate is specified by the
+ device's "X Resolution" register.
+
+- touchscreen-size-y : See [2]. If this property is omitted, the
+ maximum y-coordinate is specified by the
+ device's "Y Resolution" register.
+
+- touchscreen-max-pressure : See [2]. Pressure is expressed as the sum of
+ the deltas across all channels impacted by a
+ touch event. A channel's delta is calculated
+ as its count value minus a reference, where
+ the count value is inversely proportional to
+ the channel's capacitance.
+
+- touchscreen-fuzz-x : See [2].
+
+- touchscreen-fuzz-y : See [2].
+
+- touchscreen-fuzz-pressure : See [2].
+
+- touchscreen-inverted-x : See [2]. Inversion is applied relative to that
+ which may already be specified by the device's
+ FLIP_X and FLIP_Y register fields.
+
+- touchscreen-inverted-y : See [2]. Inversion is applied relative to that
+ which may already be specified by the device's
+ FLIP_X and FLIP_Y register fields.
+
+- touchscreen-swapped-x-y : See [2]. Swapping is applied relative to that
+ which may already be specified by the device's
+ SWITCH_XY_AXIS register field.
+
+[0]: Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
+[1]: Documentation/devicetree/bindings/gpio/gpio.txt
+[2]: Documentation/devicetree/bindings/input/touchscreen/touchscreen.txt
+
+Example:
+
+ &i2c1 {
+ /* ... */
+
+ touchscreen@74 {
+ compatible = "azoteq,iqs550";
+ reg = <0x74>;
+ interrupt-parent = <&gpio>;
+ interrupts = <17 4>;
+ reset-gpios = <&gpio 27 1>;
+
+ touchscreen-size-x = <640>;
+ touchscreen-size-y = <480>;
+
+ touchscreen-max-pressure = <16000>;
+ };
+
+ /* ... */
+ };
diff --git a/Bindings/interconnect/interconnect.txt b/Bindings/interconnect/interconnect.txt
index 5a3c575b387a..6f5d23a605b7 100644
--- a/Bindings/interconnect/interconnect.txt
+++ b/Bindings/interconnect/interconnect.txt
@@ -51,6 +51,10 @@ interconnect-names : List of interconnect path name strings sorted in the same
interconnect-names to match interconnect paths with interconnect
specifier pairs.
+ Reserved interconnect names:
+ * dma-mem: Path from the device to the main memory of
+ the system
+
Example:
sdhci@7864000 {
diff --git a/Bindings/interrupt-controller/arm,gic.yaml b/Bindings/interrupt-controller/arm,gic.yaml
index 758fbd7128e7..9a47820ef346 100644
--- a/Bindings/interrupt-controller/arm,gic.yaml
+++ b/Bindings/interrupt-controller/arm,gic.yaml
@@ -92,6 +92,8 @@ properties:
minItems: 2
maxItems: 4
+ ranges: true
+
interrupts:
description: Interrupt source of the parent interrupt controller on
secondary GICs, or VGIC maintenance interrupt on primary GIC (see
@@ -129,6 +131,7 @@ required:
patternProperties:
"^v2m@[0-9a-f]+$":
+ type: object
description: |
* GICv2m extension for MSI/MSI-x support (Optional)
@@ -196,28 +199,28 @@ examples:
interrupt-controller@e1101000 {
compatible = "arm,gic-400";
#interrupt-cells = <3>;
- #address-cells = <2>;
- #size-cells = <2>;
+ #address-cells = <1>;
+ #size-cells = <1>;
interrupt-controller;
interrupts = <1 8 0xf04>;
- ranges = <0 0 0 0xe1100000 0 0x100000>;
- reg = <0x0 0xe1110000 0 0x01000>,
- <0x0 0xe112f000 0 0x02000>,
- <0x0 0xe1140000 0 0x10000>,
- <0x0 0xe1160000 0 0x10000>;
+ ranges = <0 0xe1100000 0x100000>;
+ reg = <0xe1110000 0x01000>,
+ <0xe112f000 0x02000>,
+ <0xe1140000 0x10000>,
+ <0xe1160000 0x10000>;
- v2m0: v2m@8000 {
+ v2m0: v2m@80000 {
compatible = "arm,gic-v2m-frame";
msi-controller;
- reg = <0x0 0x80000 0 0x1000>;
+ reg = <0x80000 0x1000>;
};
//...
- v2mN: v2m@9000 {
+ v2mN: v2m@90000 {
compatible = "arm,gic-v2m-frame";
msi-controller;
- reg = <0x0 0x90000 0 0x1000>;
+ reg = <0x90000 0x1000>;
};
};
...
diff --git a/Bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml b/Bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml
new file mode 100644
index 000000000000..bae10e261fa9
--- /dev/null
+++ b/Bindings/interrupt-controller/intel,ixp4xx-interrupt.yaml
@@ -0,0 +1,54 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+# Copyright 2018 Linaro Ltd.
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/interrupt/intel-ixp4xx-interrupt.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Intel IXP4xx XScale Networking Processors Interrupt Controller
+
+maintainers:
+ - Linus Walleij <linus.walleij@linaro.org>
+
+description: |
+ This interrupt controller is found in the Intel IXP4xx processors.
+ Some processors have 32 interrupts, some have up to 64 interrupts.
+ The exact number of interrupts is determined from the compatible
+ string.
+
+ The distinct IXP4xx families with different interrupt controller
+ variations are IXP42x, IXP43x, IXP45x and IXP46x. Those four
+ families were the only ones to reach the developer and consumer
+ market.
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - intel,ixp42x-interrupt
+ - intel,ixp43x-interrupt
+ - intel,ixp45x-interrupt
+ - intel,ixp46x-interrupt
+
+ reg:
+ maxItems: 1
+
+ interrupt-controller: true
+
+ '#interrupt-cells':
+ const: 2
+
+required:
+ - compatible
+ - reg
+ - interrupt-controller
+ - '#interrupt-cells'
+
+examples:
+ - |
+ intcon: interrupt-controller@c8003000 {
+ compatible = "intel,ixp43x-interrupt";
+ reg = <0xc8003000 0x100>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
diff --git a/Bindings/interrupt-controller/marvell,odmi-controller.txt b/Bindings/interrupt-controller/marvell,odmi-controller.txt
index 930fb462fd9f..0ebfc952cb34 100644
--- a/Bindings/interrupt-controller/marvell,odmi-controller.txt
+++ b/Bindings/interrupt-controller/marvell,odmi-controller.txt
@@ -23,7 +23,7 @@ Required properties:
- marvell,spi-base : List of GIC base SPI interrupts, one for each
ODMI frame. Those SPI interrupts are 0-based,
i.e marvell,spi-base = <128> will use SPI #96.
- See Documentation/devicetree/bindings/interrupt-controller/arm,gic.txt
+ See Documentation/devicetree/bindings/interrupt-controller/arm,gic.yaml
for details about the GIC Device Tree binding.
Example:
diff --git a/Bindings/interrupt-controller/mediatek,sysirq.txt b/Bindings/interrupt-controller/mediatek,sysirq.txt
index c5d589108a94..0e312fea2a5d 100644
--- a/Bindings/interrupt-controller/mediatek,sysirq.txt
+++ b/Bindings/interrupt-controller/mediatek,sysirq.txt
@@ -1,15 +1,18 @@
-+Mediatek MT65xx/MT67xx/MT81xx sysirq
+MediaTek sysirq
-Mediatek SOCs sysirq support controllable irq inverter for each GIC SPI
+MediaTek SOCs sysirq support controllable irq inverter for each GIC SPI
interrupt.
Required properties:
- compatible: should be
+ "mediatek,mt8516-sysirq", "mediatek,mt6577-sysirq": for MT8516
+ "mediatek,mt8183-sysirq", "mediatek,mt6577-sysirq": for MT8183
"mediatek,mt8173-sysirq", "mediatek,mt6577-sysirq": for MT8173
"mediatek,mt8135-sysirq", "mediatek,mt6577-sysirq": for MT8135
"mediatek,mt8127-sysirq", "mediatek,mt6577-sysirq": for MT8127
"mediatek,mt7622-sysirq", "mediatek,mt6577-sysirq": for MT7622
"mediatek,mt7623-sysirq", "mediatek,mt6577-sysirq": for MT7623
+ "mediatek,mt7629-sysirq", "mediatek,mt6577-sysirq": for MT7629
"mediatek,mt6795-sysirq", "mediatek,mt6577-sysirq": for MT6795
"mediatek,mt6797-sysirq", "mediatek,mt6577-sysirq": for MT6797
"mediatek,mt6765-sysirq", "mediatek,mt6577-sysirq": for MT6765
diff --git a/Bindings/interrupt-controller/ti,sci-inta.txt b/Bindings/interrupt-controller/ti,sci-inta.txt
new file mode 100644
index 000000000000..7841cb099e13
--- /dev/null
+++ b/Bindings/interrupt-controller/ti,sci-inta.txt
@@ -0,0 +1,66 @@
+Texas Instruments K3 Interrupt Aggregator
+=========================================
+
+The Interrupt Aggregator (INTA) provides a centralized machine
+which handles the termination of system events to that they can
+be coherently processed by the host(s) in the system. A maximum
+of 64 events can be mapped to a single interrupt.
+
+
+ Interrupt Aggregator
+ +-----------------------------------------+
+ | Intmap VINT |
+ | +--------------+ +------------+ |
+ m ------>| | vint | bit | | 0 |.....|63| vint0 |
+ . | +--------------+ +------------+ | +------+
+ . | . . | | HOST |
+Globalevents ------>| . . |------>| IRQ |
+ . | . . | | CTRL |
+ . | . . | +------+
+ n ------>| +--------------+ +------------+ |
+ | | vint | bit | | 0 |.....|63| vintx |
+ | +--------------+ +------------+ |
+ | |
+ +-----------------------------------------+
+
+Configuration of these Intmap registers that maps global events to vint is done
+by a system controller (like the Device Memory and Security Controller on K3
+AM654 SoC). Driver should request the system controller to get the range
+of global events and vints assigned to the requesting host. Management
+of these requested resources should be handled by driver and requests
+system controller to map specific global event to vint, bit pair.
+
+Communication between the host processor running an OS and the system
+controller happens through a protocol called TI System Control Interface
+(TISCI protocol). For more details refer:
+Documentation/devicetree/bindings/arm/keystone/ti,sci.txt
+
+TISCI Interrupt Aggregator Node:
+-------------------------------
+- compatible: Must be "ti,sci-inta".
+- reg: Should contain registers location and length.
+- interrupt-controller: Identifies the node as an interrupt controller
+- msi-controller: Identifies the node as an MSI controller.
+- interrupt-parent: phandle of irq parent.
+- ti,sci: Phandle to TI-SCI compatible System controller node.
+- ti,sci-dev-id: TISCI device ID of the Interrupt Aggregator.
+- ti,sci-rm-range-vint: Array of TISCI subtype ids representing vints(inta
+ outputs) range within this INTA, assigned to the
+ requesting host context.
+- ti,sci-rm-range-global-event: Array of TISCI subtype ids representing the
+ global events range reaching this IA and are assigned
+ to the requesting host context.
+
+Example:
+--------
+main_udmass_inta: interrupt-controller@33d00000 {
+ compatible = "ti,sci-inta";
+ reg = <0x0 0x33d00000 0x0 0x100000>;
+ interrupt-controller;
+ msi-controller;
+ interrupt-parent = <&main_navss_intr>;
+ ti,sci = <&dmsc>;
+ ti,sci-dev-id = <179>;
+ ti,sci-rm-range-vint = <0x0>;
+ ti,sci-rm-range-global-event = <0x1>;
+};
diff --git a/Bindings/interrupt-controller/ti,sci-intr.txt b/Bindings/interrupt-controller/ti,sci-intr.txt
new file mode 100644
index 000000000000..1a8718f8855d
--- /dev/null
+++ b/Bindings/interrupt-controller/ti,sci-intr.txt
@@ -0,0 +1,82 @@
+Texas Instruments K3 Interrupt Router
+=====================================
+
+The Interrupt Router (INTR) module provides a mechanism to mux M
+interrupt inputs to N interrupt outputs, where all M inputs are selectable
+to be driven per N output. An Interrupt Router can either handle edge triggered
+or level triggered interrupts and that is fixed in hardware.
+
+ Interrupt Router
+ +----------------------+
+ | Inputs Outputs |
+ +-------+ | +------+ +-----+ |
+ | GPIO |----------->| | irq0 | | 0 | | Host IRQ
+ +-------+ | +------+ +-----+ | controller
+ | . . | +-------+
+ +-------+ | . . |----->| IRQ |
+ | INTA |----------->| . . | +-------+
+ +-------+ | . +-----+ |
+ | +------+ | N | |
+ | | irqM | +-----+ |
+ | +------+ |
+ | |
+ +----------------------+
+
+There is one register per output (MUXCNTL_N) that controls the selection.
+Configuration of these MUXCNTL_N registers is done by a system controller
+(like the Device Memory and Security Controller on K3 AM654 SoC). System
+controller will keep track of the used and unused registers within the Router.
+Driver should request the system controller to get the range of GIC IRQs
+assigned to the requesting hosts. It is the drivers responsibility to keep
+track of Host IRQs.
+
+Communication between the host processor running an OS and the system
+controller happens through a protocol called TI System Control Interface
+(TISCI protocol). For more details refer:
+Documentation/devicetree/bindings/arm/keystone/ti,sci.txt
+
+TISCI Interrupt Router Node:
+----------------------------
+Required Properties:
+- compatible: Must be "ti,sci-intr".
+- ti,intr-trigger-type: Should be one of the following:
+ 1: If intr supports edge triggered interrupts.
+ 4: If intr supports level triggered interrupts.
+- interrupt-controller: Identifies the node as an interrupt controller
+- #interrupt-cells: Specifies the number of cells needed to encode an
+ interrupt source. The value should be 2.
+ First cell should contain the TISCI device ID of source
+ Second cell should contain the interrupt source offset
+ within the device.
+- ti,sci: Phandle to TI-SCI compatible System controller node.
+- ti,sci-dst-id: TISCI device ID of the destination IRQ controller.
+- ti,sci-rm-range-girq: Array of TISCI subtype ids representing the host irqs
+ assigned to this interrupt router. Each subtype id
+ corresponds to a range of host irqs.
+
+For more details on TISCI IRQ resource management refer:
+http://downloads.ti.com/tisci/esd/latest/2_tisci_msgs/rm/rm_irq.html
+
+Example:
+--------
+The following example demonstrates both interrupt router node and the consumer
+node(main gpio) on the AM654 SoC:
+
+main_intr: interrupt-controller0 {
+ compatible = "ti,sci-intr";
+ ti,intr-trigger-type = <1>;
+ interrupt-controller;
+ interrupt-parent = <&gic500>;
+ #interrupt-cells = <2>;
+ ti,sci = <&dmsc>;
+ ti,sci-dst-id = <56>;
+ ti,sci-rm-range-girq = <0x1>;
+};
+
+main_gpio0: gpio@600000 {
+ ...
+ interrupt-parent = <&main_intr>;
+ interrupts = <57 256>, <57 257>, <57 258>,
+ <57 259>, <57 260>, <57 261>;
+ ...
+};
diff --git a/Bindings/leds/backlight/lm3630a-backlight.yaml b/Bindings/leds/backlight/lm3630a-backlight.yaml
new file mode 100644
index 000000000000..4d61fe0a98a4
--- /dev/null
+++ b/Bindings/leds/backlight/lm3630a-backlight.yaml
@@ -0,0 +1,129 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/leds/backlight/lm3630a-backlight.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: TI LM3630A High-Efficiency Dual-String White LED
+
+maintainers:
+ - Lee Jones <lee.jones@linaro.org>
+ - Daniel Thompson <daniel.thompson@linaro.org>
+ - Jingoo Han <jingoohan1@gmail.com>
+
+description: |
+ The LM3630A is a current-mode boost converter which supplies the power and
+ controls the current in up to two strings of 10 LEDs per string.
+ https://www.ti.com/product/LM3630A
+
+properties:
+ compatible:
+ const: ti,lm3630a
+
+ reg:
+ maxItems: 1
+
+ ti,linear-mapping-mode:
+ description: |
+ Enable linear mapping mode. If disabled, then it will use exponential
+ mapping mode in which the ramp up/down appears to have a more uniform
+ transition to the human eye.
+ type: boolean
+
+required:
+ - compatible
+ - reg
+
+patternProperties:
+ "^led@[01]$":
+ type: object
+ description: |
+ Properties for a string of connected LEDs.
+
+ properties:
+ reg:
+ description: |
+ The control bank that is used to program the two current sinks. The
+ LM3630A has two control banks (A and B) and are represented as 0 or 1
+ in this property. The two current sinks can be controlled
+ independently with both banks, or bank A can be configured to control
+ both sinks with the led-sources property.
+ maxItems: 1
+ minimum: 0
+ maximum: 1
+
+ label:
+ maxItems: 1
+
+ led-sources:
+ allOf:
+ - minItems: 1
+ maxItems: 2
+ items:
+ minimum: 0
+ maximum: 1
+
+ default-brightness:
+ description: Default brightness level on boot.
+ minimum: 0
+ maximum: 255
+
+ max-brightness:
+ description: Maximum brightness that is allowed during runtime.
+ minimum: 0
+ maximum: 255
+
+ required:
+ - reg
+
+ additionalProperties: false
+
+additionalProperties: false
+
+examples:
+ - |
+ i2c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ led-controller@38 {
+ compatible = "ti,lm3630a";
+ reg = <0x38>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ led@0 {
+ reg = <0>;
+ led-sources = <0 1>;
+ label = "lcd-backlight";
+ default-brightness = <200>;
+ max-brightness = <255>;
+ };
+ };
+ };
+ - |
+ i2c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ led-controller@38 {
+ compatible = "ti,lm3630a";
+ reg = <0x38>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ led@0 {
+ reg = <0>;
+ default-brightness = <150>;
+ ti,linear-mapping-mode;
+ };
+
+ led@1 {
+ reg = <1>;
+ default-brightness = <225>;
+ ti,linear-mapping-mode;
+ };
+ };
+ };
diff --git a/Bindings/leds/irled/spi-ir-led.txt b/Bindings/leds/irled/spi-ir-led.txt
index 896b6997cf30..21882c8d4b0c 100644
--- a/Bindings/leds/irled/spi-ir-led.txt
+++ b/Bindings/leds/irled/spi-ir-led.txt
@@ -15,7 +15,7 @@ Optional properties:
- power-supply: specifies the power source. It can either be a regulator
or a gpio which enables a regulator, i.e. a regulator-fixed as
described in
- Documentation/devicetree/bindings/regulator/fixed-regulator.txt
+ Documentation/devicetree/bindings/regulator/fixed-regulator.yaml
Example:
diff --git a/Bindings/leds/leds-lm3532.txt b/Bindings/leds/leds-lm3532.txt
new file mode 100644
index 000000000000..c087f85ddddc
--- /dev/null
+++ b/Bindings/leds/leds-lm3532.txt
@@ -0,0 +1,101 @@
+* Texas Instruments - lm3532 White LED driver with ambient light sensing
+capability.
+
+The LM3532 provides the 3 high-voltage, low-side current sinks. The device is
+programmable over an I2C-compatible interface and has independent
+current control for all three channels. The adaptive current regulation
+method allows for different LED currents in each current sink thus allowing
+for a wide variety of backlight and keypad applications.
+
+The main features of the LM3532 include dual ambient light sensor inputs
+each with 32 internal voltage setting resistors, 8-bit logarithmic and linear
+brightness control, dual external PWM brightness control inputs, and up to
+1000:1 dimming ratio with programmable fade in and fade out settings.
+
+Required properties:
+ - compatible : "ti,lm3532"
+ - reg : I2C slave address
+ - #address-cells : 1
+ - #size-cells : 0
+
+Optional properties:
+ - enable-gpios : gpio pin to enable (active high)/disable the device.
+ - ramp-up-us - The Run time ramp rates/step are from one current
+ set-point to another after the device has reached its
+ initial target set point from turn-on
+ - ramp-down-us - The Run time ramp rates/step are from one current
+ set-point to another after the device has reached its
+ initial target set point from turn-on
+ Range for ramp settings: 8us - 65536us
+
+Optional properties if ALS mode is used:
+ - ti,als-vmin - Minimum ALS voltage defined in Volts
+ - ti,als-vmax - Maximum ALS voltage defined in Volts
+ Per the data sheet the max ALS voltage is 2V and the min is 0V
+
+ - ti,als1-imp-sel - ALS1 impedance resistor selection in Ohms
+ - ti,als2-imp-sel - ALS2 impedance resistor selection in Ohms
+ Range for impedance select: 37000 Ohms - 1190 Ohms