diff options
Diffstat (limited to 'lib/Target/X86/X86InstrFormats.td')
-rw-r--r-- | lib/Target/X86/X86InstrFormats.td | 533 |
1 files changed, 270 insertions, 263 deletions
diff --git a/lib/Target/X86/X86InstrFormats.td b/lib/Target/X86/X86InstrFormats.td index 0b266e5591b4..47d4719d3060 100644 --- a/lib/Target/X86/X86InstrFormats.td +++ b/lib/Target/X86/X86InstrFormats.td @@ -127,22 +127,28 @@ class Prefix<bits<3> val> { bits<3> Value = val; } def NoPrfx : Prefix<0>; -def PS : Prefix<1>; -def PD : Prefix<2>; -def XS : Prefix<3>; -def XD : Prefix<4>; +def PD : Prefix<1>; +def XS : Prefix<2>; +def XD : Prefix<3>; +def PS : Prefix<4>; // Similar to NoPrfx, but disassembler uses this to know + // that other instructions with this opcode use PD/XS/XD + // and if any of those is not supported they shouldn't + // decode to this instruction. e.g. ANDSS/ANDSD don't + // exist, but the 0xf2/0xf3 encoding shouldn't + // disable to ANDPS. // Class specifying the opcode map. class Map<bits<3> val> { bits<3> Value = val; } -def OB : Map<0>; -def TB : Map<1>; -def T8 : Map<2>; -def TA : Map<3>; -def XOP8 : Map<4>; -def XOP9 : Map<5>; -def XOPA : Map<6>; +def OB : Map<0>; +def TB : Map<1>; +def T8 : Map<2>; +def TA : Map<3>; +def XOP8 : Map<4>; +def XOP9 : Map<5>; +def XOPA : Map<6>; +def ThreeDNow : Map<7>; // Class specifying the encoding class Encoding<bits<2> val> { @@ -160,7 +166,6 @@ class OperandSize<bits<2> val> { def OpSizeFixed : OperandSize<0>; // Never needs a 0x66 prefix. def OpSize16 : OperandSize<1>; // Needs 0x66 prefix in 32-bit mode. def OpSize32 : OperandSize<2>; // Needs 0x66 prefix in 16-bit mode. -def OpSizeIgnore : OperandSize<3>; // Takes 0x66 prefix, never emits. // Address size for encodings that change based on mode. class AddressSize<bits<2> val> { @@ -175,7 +180,6 @@ def AdSize64 : AddressSize<3>; // Encodes a 64-bit address. // emitter that various prefix bytes are required. class OpSize16 { OperandSize OpSize = OpSize16; } class OpSize32 { OperandSize OpSize = OpSize32; } -class OpSizeIgnore { OperandSize OpSize = OpSizeIgnore; } class AdSize16 { AddressSize AdSize = AdSize16; } class AdSize32 { AddressSize AdSize = AdSize32; } class AdSize64 { AddressSize AdSize = AdSize64; } @@ -188,6 +192,7 @@ class TA { Map OpMap = TA; } class XOP8 { Map OpMap = XOP8; Prefix OpPrefix = PS; } class XOP9 { Map OpMap = XOP9; Prefix OpPrefix = PS; } class XOPA { Map OpMap = XOPA; Prefix OpPrefix = PS; } +class ThreeDNow { Map OpMap = ThreeDNow; } class OBXS { Prefix OpPrefix = XS; } class PS : TB { Prefix OpPrefix = PS; } class PD : TB { Prefix OpPrefix = PD; } @@ -203,11 +208,16 @@ class TAXD : TA { Prefix OpPrefix = XD; } class VEX { Encoding OpEnc = EncVEX; } class VEX_W { bits<2> VEX_WPrefix = 1; } class VEX_WIG { bits<2> VEX_WPrefix = 2; } +// Special version of VEX_W that can be changed to VEX.W==0 for EVEX2VEX. +// FIXME: We should consider adding separate bits for VEX_WIG and the extra +// part of W1X. This would probably simplify the tablegen emitters and +// the TSFlags creation below. +class VEX_W1X { bits<2> VEX_WPrefix = 3; } class VEX_4V : VEX { bit hasVEX_4V = 1; } class VEX_L { bit hasVEX_L = 1; } class VEX_LIG { bit ignoresVEX_L = 1; } -class EVEX : VEX { Encoding OpEnc = EncEVEX; } -class EVEX_4V : VEX_4V { Encoding OpEnc = EncEVEX; } +class EVEX { Encoding OpEnc = EncEVEX; } +class EVEX_4V : EVEX { bit hasVEX_4V = 1; } class EVEX_K { bit hasEVEX_K = 1; } class EVEX_KZ : EVEX_K { bit hasEVEX_Z = 1; } class EVEX_B { bit hasEVEX_B = 1; } @@ -215,6 +225,7 @@ class EVEX_RC { bit hasEVEX_RC = 1; } class EVEX_V512 { bit hasEVEX_L2 = 1; bit hasVEX_L = 0; } class EVEX_V256 { bit hasEVEX_L2 = 0; bit hasVEX_L = 1; } class EVEX_V128 { bit hasEVEX_L2 = 0; bit hasVEX_L = 0; } +class NOTRACK { bit hasNoTrackPrefix = 1; } // Specify AVX512 8-bit compressed displacement encoding based on the vector // element size in bits (8, 16, 32, 64) and the CDisp8 form. @@ -223,23 +234,28 @@ class EVEX_CD8<int esize, CD8VForm form> { bits<3> CD8_Form = form.Value; } -class Has3DNow0F0FOpcode { bit has3DNow0F0FOpcode = 1; } class XOP { Encoding OpEnc = EncXOP; } class XOP_4V : XOP { bit hasVEX_4V = 1; } // Specify the alternative register form instruction to replace the current // instruction in case it was picked during generation of memory folding tables class FoldGenData<string _RegisterForm> { - string FoldGenRegForm = _RegisterForm; + string FoldGenRegForm = _RegisterForm; +} + +// Provide a specific instruction to be used by the EVEX2VEX conversion. +class EVEX2VEXOverride<string VEXInstrName> { + string EVEX2VEXOverride = VEXInstrName; } // Mark the instruction as "illegal to memory fold/unfold" class NotMemoryFoldable { bit isMemoryFoldable = 0; } +// Prevent EVEX->VEX conversion from considering this instruction. +class NotEVEX2VEXConvertible { bit notEVEX2VEXConvertible = 1; } + class X86Inst<bits<8> opcod, Format f, ImmType i, dag outs, dag ins, - string AsmStr, - InstrItinClass itin, - Domain d = GenericDomain> + string AsmStr, Domain d = GenericDomain> : Instruction { let Namespace = "X86"; @@ -255,8 +271,6 @@ class X86Inst<bits<8> opcod, Format f, ImmType i, dag outs, dag ins, // If this is a pseudo instruction, mark it isCodeGenOnly. let isCodeGenOnly = !eq(!cast<string>(f), "Pseudo"); - let Itinerary = itin; - // // Attributes specific to X86 instructions... // @@ -294,8 +308,8 @@ class X86Inst<bits<8> opcod, Format f, ImmType i, dag outs, dag ins, // Declare it int rather than bits<4> so that all bits are defined when // assigning to bits<7>. int CD8_EltSize = 0; // Compressed disp8 form - element-size in bytes. - bit has3DNow0F0FOpcode =0;// Wacky 3dNow! encoding? bit hasEVEX_RC = 0; // Explicitly specified rounding control in FP instruction. + bit hasNoTrackPrefix = 0; // Does this inst has 0x3E (NoTrack) prefix? bits<2> EVEX_LL; let EVEX_LL{0} = hasVEX_L; @@ -319,112 +333,118 @@ class X86Inst<bits<8> opcod, Format f, ImmType i, dag outs, dag ins, // instruction to replace the current one in case it got picked during generation. string FoldGenRegForm = ?; + // Used to prevent an explicit EVEX2VEX override for this instruction. + string EVEX2VEXOverride = ?; + bit isMemoryFoldable = 1; // Is it allowed to memory fold/unfold this instruction? + bit notEVEX2VEXConvertible = 0; // Prevent EVEX->VEX conversion. // TSFlags layout should be kept in sync with X86BaseInfo.h. let TSFlags{6-0} = FormBits; let TSFlags{8-7} = OpSizeBits; let TSFlags{10-9} = AdSizeBits; - let TSFlags{13-11} = OpPrefixBits; - let TSFlags{16-14} = OpMapBits; - let TSFlags{17} = hasREX_WPrefix; - let TSFlags{21-18} = ImmT.Value; - let TSFlags{24-22} = FPForm.Value; - let TSFlags{25} = hasLockPrefix; - let TSFlags{26} = hasREPPrefix; - let TSFlags{28-27} = ExeDomain.Value; - let TSFlags{30-29} = OpEncBits; - let TSFlags{38-31} = Opcode; + // No need for 3rd bit, we don't need to distinguish NoPrfx from PS. + let TSFlags{12-11} = OpPrefixBits{1-0}; + let TSFlags{15-13} = OpMapBits; + let TSFlags{16} = hasREX_WPrefix; + let TSFlags{20-17} = ImmT.Value; + let TSFlags{23-21} = FPForm.Value; + let TSFlags{24} = hasLockPrefix; + let TSFlags{25} = hasREPPrefix; + let TSFlags{27-26} = ExeDomain.Value; + let TSFlags{29-28} = OpEncBits; + let TSFlags{37-30} = Opcode; // Currently no need for second bit in TSFlags - W Ignore is equivalent to 0. - let TSFlags{39} = VEX_WPrefix{0}; - let TSFlags{40} = hasVEX_4V; - let TSFlags{41} = hasVEX_L; - let TSFlags{42} = hasEVEX_K; - let TSFlags{43} = hasEVEX_Z; - let TSFlags{44} = hasEVEX_L2; - let TSFlags{45} = hasEVEX_B; + let TSFlags{38} = VEX_WPrefix{0}; + let TSFlags{39} = hasVEX_4V; + let TSFlags{40} = hasVEX_L; + let TSFlags{41} = hasEVEX_K; + let TSFlags{42} = hasEVEX_Z; + let TSFlags{43} = hasEVEX_L2; + let TSFlags{44} = hasEVEX_B; // If we run out of TSFlags bits, it's possible to encode this in 3 bits. - let TSFlags{52-46} = CD8_Scale; - let TSFlags{53} = has3DNow0F0FOpcode; - let TSFlags{54} = hasEVEX_RC; + let TSFlags{51-45} = CD8_Scale; + let TSFlags{52} = hasEVEX_RC; + let TSFlags{53} = hasNoTrackPrefix; } -class PseudoI<dag oops, dag iops, list<dag> pattern, - InstrItinClass itin = NoItinerary> - : X86Inst<0, Pseudo, NoImm, oops, iops, "", itin> { +class PseudoI<dag oops, dag iops, list<dag> pattern> + : X86Inst<0, Pseudo, NoImm, oops, iops, ""> { let Pattern = pattern; } class I<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary, - Domain d = GenericDomain> - : X86Inst<o, f, NoImm, outs, ins, asm, itin, d> { + list<dag> pattern, Domain d = GenericDomain> + : X86Inst<o, f, NoImm, outs, ins, asm, d> { let Pattern = pattern; let CodeSize = 3; } -class Ii8 <bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary, - Domain d = GenericDomain> - : X86Inst<o, f, Imm8, outs, ins, asm, itin, d> { +class Ii8<bits<8> o, Format f, dag outs, dag ins, string asm, + list<dag> pattern, Domain d = GenericDomain> + : X86Inst<o, f, Imm8, outs, ins, asm, d> { let Pattern = pattern; let CodeSize = 3; } class Ii8Reg<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary, - Domain d = GenericDomain> - : X86Inst<o, f, Imm8Reg, outs, ins, asm, itin, d> { + list<dag> pattern, Domain d = GenericDomain> + : X86Inst<o, f, Imm8Reg, outs, ins, asm, d> { let Pattern = pattern; let CodeSize = 3; } class Ii8PCRel<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm8PCRel, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm8PCRel, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Ii16<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm16, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm16, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Ii32<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm32, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm32, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Ii32S<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm32S, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm32S, outs, ins, asm> { + let Pattern = pattern; + let CodeSize = 3; +} + +class Ii64<bits<8> o, Format f, dag outs, dag ins, string asm, + list<dag> pattern> + : X86Inst<o, f, Imm64, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Ii16PCRel<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm16PCRel, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm16PCRel, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Ii32PCRel<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm32PCRel, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm32PCRel, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } // FPStack Instruction Templates: // FPI - Floating Point Instruction template. -class FPI<bits<8> o, Format F, dag outs, dag ins, string asm, - InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, [], itin> {} +class FPI<bits<8> o, Format F, dag outs, dag ins, string asm> + : I<o, F, outs, ins, asm, []> {} // FpI_ - Floating Point Pseudo Instruction template. Not Predicated. -class FpI_<dag outs, dag ins, FPFormat fp, list<dag> pattern, - InstrItinClass itin = NoItinerary> - : PseudoI<outs, ins, pattern, itin> { +class FpI_<dag outs, dag ins, FPFormat fp, list<dag> pattern> + : PseudoI<outs, ins, pattern> { let FPForm = fp; } @@ -435,24 +455,23 @@ class FpI_<dag outs, dag ins, FPFormat fp, list<dag> pattern, // Iseg32 - 16-bit segment selector, 32-bit offset class Iseg16 <bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm16, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm16, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } class Iseg32 <bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm32, outs, ins, asm, itin> { + list<dag> pattern> + : X86Inst<o, f, Imm32, outs, ins, asm> { let Pattern = pattern; let CodeSize = 3; } // SI - SSE 1 & 2 scalar instructions class SI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary, - Domain d = GenericDomain> - : I<o, F, outs, ins, asm, pattern, itin, d> { + list<dag> pattern, Domain d = GenericDomain> + : I<o, F, outs, ins, asm, pattern, d> { let Predicates = !if(!eq(OpEnc.Value, EncEVEX.Value), [HasAVX512], !if(!eq(OpEnc.Value, EncVEX.Value), [UseAVX], !if(!eq(OpPrefix.Value, XS.Value), [UseSSE1], @@ -468,9 +487,8 @@ class SI<bits<8> o, Format F, dag outs, dag ins, string asm, // SI - SSE 1 & 2 scalar intrinsics - vex form available on AVX512 class SI_Int<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary, - Domain d = GenericDomain> - : I<o, F, outs, ins, asm, pattern, itin, d> { + list<dag> pattern, Domain d = GenericDomain> + : I<o, F, outs, ins, asm, pattern, d> { let Predicates = !if(!eq(OpEnc.Value, EncEVEX.Value), [HasAVX512], !if(!eq(OpEnc.Value, EncVEX.Value), [UseAVX], !if(!eq(OpPrefix.Value, XS.Value), [UseSSE1], @@ -485,8 +503,8 @@ class SI_Int<bits<8> o, Format F, dag outs, dag ins, string asm, } // SIi8 - SSE 1 & 2 scalar instructions - vex form available on AVX512 class SIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin> { + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern> { let Predicates = !if(!eq(OpEnc.Value, EncEVEX.Value), [HasAVX512], !if(!eq(OpEnc.Value, EncVEX.Value), [HasAVX], !if(!eq(OpPrefix.Value, XS.Value), [UseSSE1], @@ -500,8 +518,8 @@ class SIi8<bits<8> o, Format F, dag outs, dag ins, string asm, // PI - SSE 1 & 2 packed instructions class PI<bits<8> o, Format F, dag outs, dag ins, string asm, list<dag> pattern, - InstrItinClass itin, Domain d> - : I<o, F, outs, ins, asm, pattern, itin, d> { + Domain d> + : I<o, F, outs, ins, asm, pattern, d> { let Predicates = !if(!eq(OpEnc.Value, EncEVEX.Value), [HasAVX512], !if(!eq(OpEnc.Value, EncVEX.Value), [HasAVX], !if(!eq(OpPrefix.Value, PD.Value), [UseSSE2], @@ -515,16 +533,16 @@ class PI<bits<8> o, Format F, dag outs, dag ins, string asm, list<dag> pattern, // MMXPI - SSE 1 & 2 packed instructions with MMX operands class MMXPI<bits<8> o, Format F, dag outs, dag ins, string asm, list<dag> pattern, - InstrItinClass itin, Domain d> - : I<o, F, outs, ins, asm, pattern, itin, d> { - let Predicates = !if(!eq(OpPrefix.Value, PD.Value), [HasSSE2], - [HasSSE1]); + Domain d> + : I<o, F, outs, ins, asm, pattern, d> { + let Predicates = !if(!eq(OpPrefix.Value, PD.Value), [HasMMX, HasSSE2], + [HasMMX, HasSSE1]); } // PIi8 - SSE 1 & 2 packed instructions with immediate class PIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin, Domain d> - : Ii8<o, F, outs, ins, asm, pattern, itin, d> { + list<dag> pattern, Domain d> + : Ii8<o, F, outs, ins, asm, pattern, d> { let Predicates = !if(!eq(OpEnc.Value, EncEVEX.Value), [HasAVX512], !if(!eq(OpEnc.Value, EncVEX.Value), [HasAVX], !if(!eq(OpPrefix.Value, PD.Value), [UseSSE2], @@ -545,26 +563,26 @@ class PIi8<bits<8> o, Format F, dag outs, dag ins, string asm, // VPSI - SSE1 instructions with PS prefix in AVX form, packed single. class SSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, XS, Requires<[UseSSE1]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, XS, Requires<[UseSSE1]>; class SSIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, XS, Requires<[UseSSE1]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XS, Requires<[UseSSE1]>; class PSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedSingle>, PS, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedSingle>, PS, Requires<[UseSSE1]>; class PSIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedSingle>, PS, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedSingle>, PS, Requires<[UseSSE1]>; class VSSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin>, XS, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern>, XS, Requires<[HasAVX]>; class VPSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin, SSEPackedSingle>, PS, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern, SSEPackedSingle>, PS, Requires<[HasAVX]>; // SSE2 Instruction Templates: @@ -586,50 +604,50 @@ class VPSI<bits<8> o, Format F, dag outs, dag ins, string asm, // MMX operands. class SDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, XD, Requires<[UseSSE2]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, XD, Requires<[UseSSE2]>; class SDIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, XD, Requires<[UseSSE2]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XD, Requires<[UseSSE2]>; class S2SI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, XS, Requires<[UseSSE2]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, XS, Requires<[UseSSE2]>; class S2SIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> + list<dag> pattern> : Ii8<o, F, outs, ins, asm, pattern>, XS, Requires<[UseSSE2]>; class PDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedDouble>, PD, Requires<[UseSSE2]>; class PDIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, PD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedDouble>, PD, Requires<[UseSSE2]>; class VSDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin>, XD, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern>, XD, Requires<[UseAVX]>; class VS2SI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin>, XS, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern>, XS, Requires<[HasAVX]>; class VPDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin, SSEPackedDouble>, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern, SSEPackedDouble>, PD, Requires<[HasAVX]>; class VS2I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, !strconcat("v", asm), pattern, itin>, PD, + list<dag> pattern> + : I<o, F, outs, ins, !strconcat("v", asm), pattern>, PD, Requires<[UseAVX]>; class S2I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PD, Requires<[UseSSE2]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PD, Requires<[UseSSE2]>; class MMXSDIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, XD, Requires<[HasSSE2]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XD, Requires<[HasMMX, HasSSE2]>; class MMXS2SIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern>, XS, Requires<[HasSSE2]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XS, Requires<[HasMMX, HasSSE2]>; // SSE3 Instruction Templates: // @@ -638,16 +656,16 @@ class MMXS2SIi8<bits<8> o, Format F, dag outs, dag ins, string asm, // S3DI - SSE3 instructions with XD prefix. class S3SI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedSingle>, XS, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedSingle>, XS, Requires<[UseSSE3]>; class S3DI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, XD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedDouble>, XD, Requires<[UseSSE3]>; class S3I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedDouble>, PD, Requires<[UseSSE3]>; @@ -663,21 +681,21 @@ class S3I<bits<8> o, Format F, dag outs, dag ins, string asm, // classes. They need to be enabled even if AVX is enabled. class SS38I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[UseSSSE3]>; class SS3AI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[UseSSSE3]>; class MMXSS38I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PS, - Requires<[HasSSSE3]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PS, + Requires<[HasMMX, HasSSSE3]>; class MMXSS3AI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPS, - Requires<[HasSSSE3]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPS, + Requires<[HasMMX, HasSSSE3]>; // SSE4.1 Instruction Templates: // @@ -685,32 +703,32 @@ class MMXSS3AI<bits<8> o, Format F, dag outs, dag ins, string asm, // SS41AIi8 - SSE 4.1 instructions with TA prefix and ImmT == Imm8. // class SS48I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[UseSSE41]>; class SS4AIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[UseSSE41]>; // SSE4.2 Instruction Templates: // // SS428I - SSE 4.2 instructions with T8 prefix. class SS428I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[UseSSE42]>; // SS42FI - SSE 4.2 instructions with T8XD prefix. // NOTE: 'HasSSE42' is used as SS42FI is only used for CRC32 insns. class SS42FI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, T8XD, Requires<[HasSSE42]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, T8XD, Requires<[HasSSE42]>; // SS42AI = SSE 4.2 instructions with TA prefix class SS42AI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[UseSSE42]>; // AVX Instruction Templates: @@ -719,12 +737,12 @@ class SS42AI<bits<8> o, Format F, dag outs, dag ins, string asm, // AVX8I - AVX instructions with T8PD prefix. // AVXAIi8 - AVX instructions with TAPD prefix and ImmT = Imm8. class AVX8I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[HasAVX]>; class AVXAIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[HasAVX]>; // AVX2 Instruction Templates: @@ -733,12 +751,12 @@ class AVXAIi8<bits<8> o, Format F, dag outs, dag ins, string asm, // AVX28I - AVX2 instructions with T8PD prefix. // AVX2AIi8 - AVX2 instructions with TAPD prefix and ImmT = Imm8. class AVX28I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[HasAVX2]>; class AVX2AIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[HasAVX2]>; @@ -755,34 +773,34 @@ class AVX2AIi8<bits<8> o, Format F, dag outs, dag ins, string asm, // AVX512SI - AVX-512 scalar instructions with PD prefix. class AVX5128I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[HasAVX512]>; class AVX5128IBase : T8PD { Domain ExeDomain = SSEPackedInt; } class AVX512XS8I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8XS, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8XS, Requires<[HasAVX512]>; class AVX512XSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, XS, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, XS, Requires<[HasAVX512]>; class AVX512XDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, XD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, XD, Requires<[HasAVX512]>; class AVX512BI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, PD, Requires<[HasAVX512]>; class AVX512BIBase : PD { Domain ExeDomain = SSEPackedInt; } class AVX512BIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, PD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, PD, Requires<[HasAVX512]>; class AVX512BIi8Base : PD { Domain ExeDomain = SSEPackedInt; @@ -805,149 +823,138 @@ class AVX512PDIi8Base : PD { ImmType ImmT = Imm8; } class AVX512AIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[HasAVX512]>; class AVX512AIi8Base : TAPD { ImmType ImmT = Imm8; } class AVX512Ii8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, Requires<[HasAVX512]>; class AVX512PDI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, PD, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedDouble>, PD, Requires<[HasAVX512]>; class AVX512PSI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedSingle>, PS, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedSingle>, PS, Requires<[HasAVX512]>; class AVX512PIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, Domain d, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, d>, Requires<[HasAVX512]>; + list<dag> pattern, Domain d> + : Ii8<o, F, outs, ins, asm, pattern, d>, Requires<[HasAVX512]>; class AVX512PI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, Domain d, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, d>, Requires<[HasAVX512]>; + list<dag> pattern, Domain d> + : I<o, F, outs, ins, asm, pattern, d>, Requires<[HasAVX512]>; class AVX512FMA3S<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, T8PD, + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern>, T8PD, EVEX_4V, Requires<[HasAVX512]>; class AVX512FMA3Base : T8PD, EVEX_4V; class AVX512<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, Requires<[HasAVX512]>; + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern>, Requires<[HasAVX512]>; // AES Instruction Templates: // // AES8I // These use the same encoding as the SSE4.2 T8 and TA encodings. class AES8I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = IIC_AES> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, T8PD, + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedInt>, T8PD, Requires<[NoAVX, HasAES]>; class AESAI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, Requires<[NoAVX, HasAES]>; // PCLMUL Instruction Templates class PCLMULIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD; + list<dag>pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD; // FMA3 Instruction Templates class FMA3<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, T8PD, + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern>, T8PD, VEX_4V, FMASC, Requires<[HasFMA, NoFMA4, NoVLX]>; class FMA3S<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, T8PD, + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern>, T8PD, VEX_4V, FMASC, Requires<[HasFMA, NoFMA4, NoAVX512]>; class FMA3S_Int<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, T8PD, + list<dag>pattern> + : I<o, F, outs, ins, asm, pattern>, T8PD, VEX_4V, FMASC, Requires<[HasFMA, NoAVX512]>; // FMA4 Instruction Templates class FMA4<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : Ii8Reg<o, F, outs, ins, asm, pattern, itin>, TAPD, + list<dag>pattern> + : Ii8Reg<o, F, outs, ins, asm, pattern>, TAPD, VEX_4V, FMASC, Requires<[HasFMA4, NoVLX]>; class FMA4S<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : Ii8Reg<o, F, outs, ins, asm, pattern, itin>, TAPD, + list<dag>pattern> + : Ii8Reg<o, F, outs, ins, asm, pattern>, TAPD, VEX_4V, FMASC, Requires<[HasFMA4, NoAVX512]>; class FMA4S_Int<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : Ii8Reg<o, F, outs, ins, asm, pattern, itin>, TAPD, + list<dag>pattern> + : Ii8Reg<o, F, outs, ins, asm, pattern>, TAPD, VEX_4V, FMASC, Requires<[HasFMA4]>; // XOP 2, 3 and 4 Operand Instruction Template class IXOP<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern, SSEPackedDouble>, XOP9, Requires<[HasXOP]>; // XOP 2 and 3 Operand Instruction Templates with imm byte class IXOPi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern, SSEPackedDouble>, XOP8, Requires<[HasXOP]>; // XOP 4 Operand Instruction Templates with imm byte class IXOPi8Reg<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8Reg<o, F, outs, ins, asm, pattern, itin, SSEPackedDouble>, + list<dag> pattern> + : Ii8Reg<o, F, outs, ins, asm, pattern, SSEPackedDouble>, XOP8, Requires<[HasXOP]>; // XOP 5 operand instruction (VEX encoding!) class IXOP5<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag>pattern, InstrItinClass itin = NoItinerary> - : Ii8Reg<o, F, outs, ins, asm, pattern, itin, SSEPackedInt>, TAPD, + list<dag>pattern> + : Ii8Reg<o, F, outs, ins, asm, pattern, SSEPackedInt>, TAPD, VEX_4V, Requires<[HasXOP]>; // X86-64 Instruction templates... // class RI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, REX_W; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, REX_W; class RIi8 <bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, REX_W; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, REX_W; class RIi16 <bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii16<o, F, outs, ins, asm, pattern, itin>, REX_W; + list<dag> pattern> + : Ii16<o, F, outs, ins, asm, pattern>, REX_W; class RIi32 <bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii32<o, F, outs, ins, asm, pattern, itin>, REX_W; + list<dag> pattern> + : Ii32<o, F, outs, ins, asm, pattern>, REX_W; class RIi32S <bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii32S<o, F, outs, ins, asm, pattern, itin>, REX_W; - -class RIi64<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm64, outs, ins, asm, itin>, REX_W { - let Pattern = pattern; - let CodeSize = 3; -} - -class RIi64_NOREX<bits<8> o, Format f, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : X86Inst<o, f, Imm64, outs, ins, asm, itin> { - let Pattern = pattern; - let CodeSize = 3; -} + list<dag> pattern> + : Ii32S<o, F, outs, ins, asm, pattern>, REX_W; +class RIi64<bits<8> o, Format F, dag outs, dag ins, string asm, + list<dag> pattern> + : Ii64<o, F, outs, ins, asm, pattern>, REX_W; class RS2I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : S2I<o, F, outs, ins, asm, pattern, itin>, REX_W; + list<dag> pattern> + : S2I<o, F, outs, ins, asm, pattern>, REX_W; class VRS2I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : VS2I<o, F, outs, ins, asm, pattern, itin>, VEX_W; + list<dag> pattern> + : VS2I<o, F, outs, ins, asm, pattern>, VEX_W; // MMX Instruction templates // @@ -961,26 +968,26 @@ class VRS2I<bits<8> o, Format F, dag outs, dag ins, string asm, // MMXID - MMX instructions with XD prefix. // MMXIS - MMX instructions with XS prefix. class MMXI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PS, Requires<[HasMMX]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PS, Requires<[HasMMX]>; class MMXI32<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PS, Requires<[HasMMX,Not64BitMode]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PS, Requires<[HasMMX,Not64BitMode]>; class MMXI64<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PS, Requires<[HasMMX,In64BitMode]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PS, Requires<[HasMMX,In64BitMode]>; class MMXRI<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PS, REX_W, Requires<[HasMMX]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PS, REX_W, Requires<[HasMMX]>; class MMX2I<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : I<o, F, outs, ins, asm, pattern, itin>, PD, Requires<[HasMMX]>; + list<dag> pattern> + : I<o, F, outs, ins, asm, pattern>, PD, Requires<[HasMMX]>; class MMXIi8<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, PS, Requires<[HasMMX]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, PS, Requires<[HasMMX]>; class MMXID<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, XD, Requires<[HasMMX]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XD, Requires<[HasMMX]>; class MMXIS<bits<8> o, Format F, dag outs, dag ins, string asm, - list<dag> pattern, InstrItinClass itin = NoItinerary> - : Ii8<o, F, outs, ins, asm, pattern, itin>, XS, Requires<[HasMMX]>; + list<dag> pattern> + : Ii8<o, F, outs, ins, asm, pattern>, XS, Requires<[HasMMX]>; |