aboutsummaryrefslogtreecommitdiff
path: root/src/arc/hsdk.dts
diff options
context:
space:
mode:
Diffstat (limited to 'src/arc/hsdk.dts')
-rw-r--r--src/arc/hsdk.dts8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/arc/hsdk.dts b/src/arc/hsdk.dts
index 8f627c200d60..006aa3de5348 100644
--- a/src/arc/hsdk.dts
+++ b/src/arc/hsdk.dts
@@ -114,6 +114,14 @@
reg = <0x00 0x10>, <0x14B8 0x4>;
#clock-cells = <0>;
clocks = <&input_clk>;
+
+ /*
+ * Set initial core pll output frequency to 1GHz.
+ * It will be applied at the core pll driver probing
+ * on early boot.
+ */
+ assigned-clocks = <&core_clk>;
+ assigned-clock-rates = <1000000000>;
};
serial: serial@5000 {