aboutsummaryrefslogtreecommitdiff
path: root/sys/conf/Makefile.riscv
Commit message (Collapse)AuthorAgeFilesLines
* Support for v1.10 (latest) of RISC-V privilege specification.Ruslan Bukin2017-08-101-0/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | New version is not compatible on supervisor mode with v1.9.1 (previous version). Highlights: o BBL (Berkeley Boot Loader) provides no initial page tables anymore allowing us to choose VM, to build page tables manually and enable MMU in S-mode. o SBI interface changed. o GENERIC kernel. FDT is now chosen standard for RISC-V hardware description. DTB is now provided by Spike (golden model simulator). This allows us to introduce GENERIC kernel. However, description for console and timer devices is not provided in DTB, so move these devices temporary to nexus bus. o Supervisor can't access userspace by default. Solution is to set SUM (permit Supervisor User Memory access) bit in sstatus register. o Compressed extension is now turned on by default. o External GCC 7.1 compiler used. o _gp renamed to __global_pointer$ o Compiler -march= string is now in use allowing us to choose required extensions (compressed, FPU, atomic, etc). Sponsored by: DARPA, AFRL Differential Revision: https://reviews.freebsd.org/D11800 Notes: svn path=/head/; revision=322361
* Set dependencies for genassym.c.Ruslan Bukin2016-05-241-0/+3
| | | | | | | This fixes non-parallel build. Notes: svn path=/head/; revision=300617
* Add support for ddb(4).Ruslan Bukin2016-03-101-1/+1
| | | | | | | | Sponsored by: DARPA, AFRL Sponsored by: HEIF5 Notes: svn path=/head/; revision=296614
* Welcome the RISC-V 64-bit kernel.Ruslan Bukin2016-01-291-0/+49
This is the final step required allowing to compile and to run RISC-V kernel and userland from HEAD. RISC-V is a completely open ISA that is freely available to academia and industry. Thanks to all the people involved! Special thanks to Andrew Turner, David Chisnall, Ed Maste, Konstantin Belousov, John Baldwin and Arun Thomas for their help. Thanks to Robert Watson for organizing this project. This project sponsored by UK Higher Education Innovation Fund (HEIF5) and DARPA CTSRD project at the University of Cambridge Computer Laboratory. FreeBSD/RISC-V project home: https://wiki.freebsd.org/riscv Reviewed by: andrew, emaste, kib Relnotes: Yes Sponsored by: DARPA, AFRL Sponsored by: HEIF5 Differential Revision: https://reviews.freebsd.org/D4982 Notes: svn path=/head/; revision=295041