aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/re
Commit message (Expand)AuthorAgeFilesLines
* MFC r217296:Pyun YongHyeon2011-01-201-2/+7
* MFC r215329:Pyun YongHyeon2010-11-291-1/+1
* MFC r215017,215025:Pyun YongHyeon2010-11-161-0/+18
* MFC r214992:Pyun YongHyeon2010-11-161-4/+12
* MFC r214844:Pyun YongHyeon2010-11-131-15/+139
* MFC r214841-214842:Pyun YongHyeon2010-11-131-6/+6
* MFC r214840:Pyun YongHyeon2010-11-131-2/+6
* MFC: r213893, r213908, r214566, r214605, r214846Marius Strobl2010-11-071-17/+11
* MFC r207763:Pyun YongHyeon2010-05-121-3/+5
* MFC r206433:Pyun YongHyeon2010-04-141-2/+12
* MFC r204155,204219:Pyun YongHyeon2010-03-231-9/+20
* MFC r203082:Pyun YongHyeon2010-02-011-1/+8
* MFC r199565:Pyun YongHyeon2009-12-031-4/+5
* MFC r199564:Pyun YongHyeon2009-12-031-4/+16
* MFC 198814.Pyun YongHyeon2009-11-291-0/+2
* MFC r196516:Pyun YongHyeon2009-08-281-3/+5
* Adding hardware ID for RTL810x PCIe found on HP Pavilion DV2-1022AX.Tai-hwa Liang2009-07-141-0/+2
* Use if_maddr_rlock()/if_maddr_runlock() rather than IF_ADDR_LOCK()/Robert Watson2009-06-261-2/+2
* When user_frac in the polling subsystem is low it is going to busy theAttilio Rao2009-05-301-12/+19
* For RTL8139C+ controllers, have controller handle padding shortPyun YongHyeon2009-04-201-4/+6
* Partial revert r185756.Pyun YongHyeon2009-03-311-0/+2
* remove now-redunant cardbus attachment lines.Warner Losh2009-03-091-1/+0
* Add a new tunable hw.re.prefer_iomap which disables memory registerPyun YongHyeon2009-03-091-13/+25
* Allocating 2 MSI messages do not seem to work on certain controllersPyun YongHyeon2009-02-111-1/+2
* Reclaim transmitted frames in re_tick(). This is for PCIePyun YongHyeon2009-02-091-1/+8
* - Add support for 8110SCe part. Some magic registers were taken fromJung-uk Kim2009-01-201-19/+39
* Retire RL_FLAG_INVMAR bit to match its comment and reality.Jung-uk Kim2009-01-201-11/+9
* - Do not read and write RX configuration register multiple times.Jung-uk Kim2009-01-201-66/+31
* Sometimes RTL8168B seems to take long time to access GMII registersPyun YongHyeon2009-01-191-4/+4
* Since we don't request reset for rlphy(4), the link state 'UP'Pyun YongHyeon2008-12-221-0/+2
* It seems that RealTek PCIe controllers require an explicit Tx pollPyun YongHyeon2008-12-171-10/+15
* For RTL8168C SPIN2 controllers, make sure to take the controllerPyun YongHyeon2008-12-171-1/+28
* Make WOL work on RTL8168B. This controller seems to requirePyun YongHyeon2008-12-111-0/+5
* Don't access undocumented register 0x82 on controllers thatPyun YongHyeon2008-12-111-2/+14
* Newer RealTek controllers requires setting stop request bit toPyun YongHyeon2008-12-111-3/+9
* Always put controller into known state before device intialization.Pyun YongHyeon2008-12-111-7/+5
* Partly revert r185756. RTL8169SC doesn't like reduced delays inPyun YongHyeon2008-12-111-2/+2
* Reduce spin wait time consumed in GMII register access routines.Pyun YongHyeon2008-12-081-4/+2
* o Implemented miibus_statchg handler. It detects whether re(4)Pyun YongHyeon2008-12-081-28/+51
* Make sure to return the result of meida change request.Pyun YongHyeon2008-12-081-2/+3
* Add 8168D support.Pyun YongHyeon2008-12-021-1/+3
* Read ethernet address from ID registers for RTL8102E/RTL8102EL asPyun YongHyeon2008-09-061-1/+2
* Fix VLAN hardware tag insertion/stripping on big-endianPyun YongHyeon2008-08-131-2/+2
* Rearrange conditional compilation directives. This makes syntaxPyun YongHyeon2008-08-041-2/+3
* Remove return keyword at the end of functions that return void.Pyun YongHyeon2008-08-041-14/+0
* Remove register keyword.Pyun YongHyeon2008-08-041-4/+4
* Use ANSI C declarations for all functions.Pyun YongHyeon2008-08-041-104/+41
* Don't enable TSO by default. Users of RTL8169/8110 reportedPyun YongHyeon2008-08-041-0/+7
* The number of bits reserved for MSS in RealTek controllers isPyun YongHyeon2008-08-041-0/+18
* Add driver support for RTL8102E and RTL8102EL which is the secondPyun YongHyeon2008-07-091-1/+8
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-24 12:53:46 +0000