aboutsummaryrefslogtreecommitdiff
path: root/sys/riscv
Commit message (Expand)AuthorAgeFilesLines
* riscv: add SBI system reset extensionDanjel Qyteza2021-01-273-11/+39
* riscv: style(9) nits in sbi.cMitchell Horne2021-01-271-5/+9
* arm64, riscv: Set VM_KMEM_SIZE_SCALE to 1Mark Johnston2021-01-201-8/+1
* riscv: Fix build by using the correct device-tree include pathEmmanuel Vadot2021-01-161-1/+1
* Split out the NODEBUG options to a common fileAndrew Turner2021-01-141-11/+1
* arm64: fix early devmap assertionMitchell Horne2021-01-131-0/+1
* riscv pmap: add some pv list assertionsmhorne2021-01-121-5/+13
* cgem: add 64-bit supportThomas Skibo2021-01-101-1/+1
* sifive_uart: quiet GCC -Werror=parenthesesMitchell Horne2021-01-081-1/+1
* Skip the vm.pmap.kernel_maps sysctl by default.John Baldwin2020-12-181-1/+1
* riscv: report additional known SBI implementationsMitchell Horne2020-12-182-0/+16
* Enable ROUTE_MPATH support in GENERIC kernels.Alexander V. Chernikov2020-12-141-0/+1
* riscv: small counter(9) improvementsMitchell Horne2020-12-111-17/+8
* riscv: handle debug.debugger_on_trap for fatal page faultsMitchell Horne2020-12-101-0/+12
* Stack unwinding robustness fixes for RISC-V.John Baldwin2020-12-084-13/+17
* Add a kstack_contains() helper function.John Baldwin2020-12-011-3/+2
* Add .cfi_{start,end}proc for RISC-V assembly functionsAlex Richardson2020-11-261-2/+2
* riscv: always initialize the static kernel environmentMitchell Horne2020-11-201-0/+4
* riscv: set kernel_pmap hart mask more preciselyMitchell Horne2020-11-052-1/+10
* Tidy up the #includes. Recent changes, such as the introduction ofAlan Cox2020-11-021-6/+0
* Optimize set_syscall_retval for riscv by predicting the returnEdward Tomasz Napierala2020-10-291-3/+5
* riscv: Minor cleanup in startup codeKristof Provost2020-10-271-2/+1
* riscv: make use of SBI legacy replacement extensionsMitchell Horne2020-10-262-54/+138
* riscv: remove sbi_clear_ipi()Mitchell Horne2020-10-263-10/+1
* riscv: improve exception code namingMitchell Horne2020-10-245-47/+45
* riscv: zero reserved PTE bits for L2 PTEsMitchell Horne2020-10-171-3/+5
* Simplify preload_dump() conditionMitchell Horne2020-10-151-2/+1
* Avoid dump_avail[] redefinition.Konstantin Belousov2020-10-143-1/+4
* random(4) FenestrasX: Push root seed version to arc4random(3)Conrad Meyer2020-10-101-1/+2
* RISC-V LINT kernel configMitchell Horne2020-10-092-0/+100
* Add a routine to dump boot metadataMitchell Horne2020-10-081-0/+9
* Remove yet another useless assignment, adding a KASSERT just in case.Edward Tomasz Napierala2020-10-081-6/+5
* Print symbol index for unsupported relocation typesMitchell Horne2020-10-071-1/+2
* Don't use critical section when calling intr_irq_handler() - that functionEdward Tomasz Napierala2020-10-071-6/+2
* riscv: Remove outdated condition in page_fault_handlerJessica Clarke2020-10-061-2/+1
* riscv: Handle supervisor instruction page faultsJessica Clarke2020-10-061-0/+1
* riscv: De-Arm a few namesJessica Clarke2020-10-062-11/+11
* Drop useless assignment, and add a KASSERT to make sure it really was useless.Edward Tomasz Napierala2020-10-051-1/+3
* Optimize riscv's cpu_fetch_syscall_args(), making it possibleEdward Tomasz Napierala2020-10-031-9/+10
* riscv: handle access faults in user modeKristof Provost2020-10-021-0/+4
* riscv: Add memmmap so we can mmap /dev/memKristof Provost2020-10-012-1/+16
* riscv: Panic on PMP errorsKristof Provost2020-09-301-0/+3
* riscv: Define __PCI_REROUTE_INTERRUPTJessica Clarke2020-09-301-0/+2
* Get rid of sa->narg. It serves no purpose; use sa->callp->sy_narg instead.Edward Tomasz Napierala2020-09-272-3/+1
* Add a vmparam.h constant indicating pmap support for large pages.Mark Johnston2020-09-231-0/+5
* riscv: Trap cleanup - use nitems()Nick O'Brien2020-09-231-3/+3
* RISC-V: build SiFive drivers and DTB in GENERICMitchell Horne2020-09-221-0/+6
* Sparsify the vm_page_dump bitmapD Scott Phillips2020-09-212-1/+13
* Move vm_page_dump bitset array definition to MI codeD Scott Phillips2020-09-213-65/+19
* Add missing assignment forgotten in r365899Michal Meloun2020-09-201-0/+1