blob: d9127863f603bc1d13e3b78a65f52b960d7a1f34 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
|
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
/*
* Copyright (c) 2023 Amlogic, Inc. All rights reserved.
*/
#ifndef _DT_BINDINGS_AMLOGIC_C3_RESET_H
#define _DT_BINDINGS_AMLOGIC_C3_RESET_H
/* RESET0 */
/* 0-3 */
#define RESET_USBCTRL 4
/* 5-7 */
#define RESET_USBPHY20 8
/* 9 */
#define RESET_USB2DRD 10
#define RESET_MIPI_DSI_HOST 11
#define RESET_MIPI_DSI_PHY 12
/* 13-20 */
#define RESET_GE2D 21
#define RESET_DWAP 22
/* 23-31 */
/* RESET1 */
#define RESET_AUDIO 32
/* 33-34 */
#define RESET_DDRAPB 35
#define RESET_DDR 36
#define RESET_DOS_CAPB3 37
#define RESET_DOS 38
/* 39-46 */
#define RESET_NNA 47
#define RESET_ETHERNET 48
#define RESET_ISP 49
#define RESET_VC9000E_APB 50
#define RESET_VC9000E_A 51
/* 52 */
#define RESET_VC9000E_CORE 53
/* 54-63 */
/* RESET2 */
#define RESET_ABUS_ARB 64
#define RESET_IRCTRL 65
/* 66 */
#define RESET_TEMP_PII 67
/* 68-72 */
#define RESET_SPICC_0 73
#define RESET_SPICC_1 74
#define RESET_RSA 75
/* 76-79 */
#define RESET_MSR_CLK 80
#define RESET_SPIFC 81
#define RESET_SAR_ADC 82
/* 83-87 */
#define RESET_ACODEC 88
/* 89-90 */
#define RESET_WATCHDOG 91
/* 92-95 */
/* RESET3 */
#define RESET_ISP_NIC_GPV 96
#define RESET_ISP_NIC_MAIN 97
#define RESET_ISP_NIC_VCLK 98
#define RESET_ISP_NIC_VOUT 99
#define RESET_ISP_NIC_ALL 100
#define RESET_VOUT 101
#define RESET_VOUT_VENC 102
/* 103 */
#define RESET_CVE_NIC_GPV 104
#define RESET_CVE_NIC_MAIN 105
#define RESET_CVE_NIC_GE2D 106
#define RESET_CVE_NIC_DW 106
#define RESET_CVE_NIC_CVE 108
#define RESET_CVE_NIC_ALL 109
#define RESET_CVE 110
/* 112-127 */
/* RESET4 */
#define RESET_RTC 128
#define RESET_PWM_AB 129
#define RESET_PWM_CD 130
#define RESET_PWM_EF 131
#define RESET_PWM_GH 132
#define RESET_PWM_IJ 133
#define RESET_PWM_KL 134
#define RESET_PWM_MN 135
/* 136-137 */
#define RESET_UART_A 138
#define RESET_UART_B 139
#define RESET_UART_C 140
#define RESET_UART_D 141
#define RESET_UART_E 142
#define RESET_UART_F 143
#define RESET_I2C_S_A 144
#define RESET_I2C_M_A 145
#define RESET_I2C_M_B 146
#define RESET_I2C_M_C 147
#define RESET_I2C_M_D 148
/* 149-151 */
#define RESET_SD_EMMC_A 152
#define RESET_SD_EMMC_B 153
#define RESET_SD_EMMC_C 154
/* RESET5 */
/* 160-172 */
#define RESET_BRG_NIC_NNA 173
#define RESET_BRG_MUX_NIC_MAIN 174
#define RESET_BRG_AO_NIC_ALL 175
/* 176-183 */
#define RESET_BRG_NIC_VAPB 184
#define RESET_BRG_NIC_SDIO_B 185
#define RESET_BRG_NIC_SDIO_A 186
#define RESET_BRG_NIC_EMMC 187
#define RESET_BRG_NIC_DSU 188
#define RESET_BRG_NIC_SYSCLK 189
#define RESET_BRG_NIC_MAIN 190
#define RESET_BRG_NIC_ALL 191
#endif
|
