1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
|
/*-
* Copyright (c) 2015 Ruslan Bukin <br@bsdpad.com>
* All rights reserved.
*
* Portions of this software were developed by SRI International and the
* University of Cambridge Computer Laboratory under DARPA/AFRL contract
* FA8750-10-C-0237 ("CTSRD"), as part of the DARPA CRASH research programme.
*
* Portions of this software were developed by the University of Cambridge
* Computer Laboratory as part of the CTSRD Project, with support from the
* UK Higher Education Innovation Fund (HEIF).
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#include <machine/asm.h>
__FBSDID("$FreeBSD$");
#include <machine/setjmp.h>
ENTRY(setjmp)
addi sp, sp, -(2 * 8)
sd a0, 0(sp)
sd ra, 8(sp)
/* Store the signal mask */
addi a2, a0, (_JB_SIGMASK * 8) /* oset */
li a1, 0 /* set */
li a0, 1 /* SIG_BLOCK */
jal sigprocmask
ld a0, 0(sp)
ld ra, 8(sp)
addi sp, sp, (2 * 8)
/* Store the magic value and stack pointer */
la t0, .Lmagic
ld t0, 0(t0)
sd t0, (0 * 8)(a0)
sd sp, (1 * 8)(a0)
addi a0, a0, (2 * 8)
/* Store the general purpose registers and ra */
sd s0, (0 * 8)(a0)
sd s1, (1 * 8)(a0)
sd s2, (2 * 8)(a0)
sd s3, (3 * 8)(a0)
sd s4, (4 * 8)(a0)
sd s5, (5 * 8)(a0)
sd s6, (6 * 8)(a0)
sd s7, (7 * 8)(a0)
sd s8, (8 * 8)(a0)
sd s9, (9 * 8)(a0)
sd s10, (10 * 8)(a0)
sd s11, (11 * 8)(a0)
sd ra, (12 * 8)(a0)
addi a0, a0, (13 * 8)
#if 0
/* RISCVTODO */
/* Store the vfp registers */
fsq fs0, (0 * 16)(a0)
fsq fs1, (1 * 16)(a0)
fsq fs2, (2 * 16)(a0)
fsq fs3, (3 * 16)(a0)
fsq fs4, (4 * 16)(a0)
fsq fs5, (5 * 16)(a0)
fsq fs6, (6 * 16)(a0)
fsq fs7, (7 * 16)(a0)
fsq fs8, (8 * 16)(a0)
fsq fs9, (9 * 16)(a0)
fsq fs10, (10 * 16)(a0)
fsq fs11, (11 * 16)(a0)
addi a0, a0, (12 * 16)
#endif
/* Return value */
li a0, 0
ret
.align 3
.Lmagic:
.quad _JB_MAGIC_SETJMP
END(setjmp)
ENTRY(longjmp)
addi sp, sp, -(4 * 8)
sd a0, (0 * 8)(sp)
sd ra, (1 * 8)(sp)
sd a1, (2 * 8)(sp)
/* Restore the signal mask */
li a2, 0 /* oset */
addi a1, a0, (_JB_SIGMASK * 8) /* set */
li a0, 3 /* SIG_BLOCK */
jal sigprocmask
ld a1, (2 * 8)(sp)
ld ra, (1 * 8)(sp)
ld a0, (0 * 8)(sp)
addi sp, sp, (4 * 8)
/* Check the magic value */
ld t0, 0(a0)
la t1, .Lmagic
ld t1, 0(t1)
bne t0, t1, botch
/* Restore the stack pointer */
ld t0, 8(a0)
mv sp, t0
addi a0, a0, (2 * 8)
/* Restore the general purpose registers and ra */
ld s0, (0 * 8)(a0)
ld s1, (1 * 8)(a0)
ld s2, (2 * 8)(a0)
ld s3, (3 * 8)(a0)
ld s4, (4 * 8)(a0)
ld s5, (5 * 8)(a0)
ld s6, (6 * 8)(a0)
ld s7, (7 * 8)(a0)
ld s8, (8 * 8)(a0)
ld s9, (9 * 8)(a0)
ld s10, (10 * 8)(a0)
ld s11, (11 * 8)(a0)
ld ra, (12 * 8)(a0)
addi a0, a0, (13 * 8)
#if 0
/* RISCVTODO */
/* Restore the vfp registers */
flq fs0, (0 * 16)(a0)
flq fs1, (1 * 16)(a0)
flq fs2, (2 * 16)(a0)
flq fs3, (3 * 16)(a0)
flq fs4, (4 * 16)(a0)
flq fs5, (5 * 16)(a0)
flq fs6, (6 * 16)(a0)
flq fs7, (7 * 16)(a0)
flq fs8, (8 * 16)(a0)
flq fs9, (9 * 16)(a0)
flq fs10, (10 * 16)(a0)
flq fs11, (11 * 16)(a0)
addi a0, a0, (12 * 16)
#endif
/* Load the return value */
mv a0, a1
ret
botch:
call _C_LABEL(longjmperror)
call _C_LABEL(abort)
END(longjmp)
|
