aboutsummaryrefslogtreecommitdiff
path: root/packages/Python/lldbsuite/test/arm_emulation/new-test-files/test-ldr-2-thumb.dat
blob: 27727831d6d50b1814967bc94ed755587e80c324 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
InstructionEmulationState={
assembly_string="ldr r0, [pc, #+24]"
triple=thumb-apple-ios
opcode=0x4806
before_state={
memory={
address=0x3018
data_encoding=uint32_t
data=[
0x3030
]
}
registers={
r0=0x2fdffe50
r1=0x2fdffe60
r2=0x2fdffe70
r3=0x2fdffe80
r4=0x2fdffe90
r5=0x2fdffea0
r6=0x2fdffeb0
r7=0x2fdffe50
r8=0x2fdffed0
r9=0x2fdffee0
r10=0x2fdffef0
r11=0x2fdfff00
r12=0x2fdfff10
r13=0x2fdffe50
r14=0x00002f84
r15=0x00002ffc
cpsr=0x60000030
s0=0x00000000
s1=0x00000000
s2=0x00000000
s3=0x00000000
s4=0x00000000
s5=0x00000000
s6=0x00000000
s7=0x00000000
s8=0x00000000
s9=0x00000000
s10=0x00000000
s11=0x00000000
s12=0x00000000
s13=0x00000000
s14=0x00000000
s15=0x00000000
s16=0x00000000
s17=0x00000000
s18=0x00000000
s19=0x00000000
s20=0x00000000
s21=0x00000000
s22=0x00000000
s23=0x00000000
s24=0x00000000
s25=0x00000000
s26=0x00000000
s27=0x00000000
s28=0x00000000
s29=0x00000000
s30=0x00000000
s31=0x00000000
}
}
after_state={
registers={
r0=0x00003030
r1=0x2fdffe60
r2=0x2fdffe70
r3=0x2fdffe80
r4=0x2fdffe90
r5=0x2fdffea0
r6=0x2fdffeb0
r7=0x2fdffe50
r8=0x2fdffed0
r9=0x2fdffee0
r10=0x2fdffef0
r11=0x2fdfff00
r12=0x2fdfff10
r13=0x2fdffe50
r14=0x00002f84
r15=0x00002ffe
cpsr=0x60000030
s0=0x00000000
s1=0x00000000
s2=0x00000000
s3=0x00000000
s4=0x00000000
s5=0x00000000
s6=0x00000000
s7=0x00000000
s8=0x00000000
s9=0x00000000
s10=0x00000000
s11=0x00000000
s12=0x00000000
s13=0x00000000
s14=0x00000000
s15=0x00000000
s16=0x00000000
s17=0x00000000
s18=0x00000000
s19=0x00000000
s20=0x00000000
s21=0x00000000
s22=0x00000000
s23=0x00000000
s24=0x00000000
s25=0x00000000
s26=0x00000000
s27=0x00000000
s28=0x00000000
s29=0x00000000
s30=0x00000000
s31=0x00000000
}
}
}