1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
|
/*-
* Copyright (c) 2000 Doug Rabson
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#include <machine/asm.h>
#include <machine/pte.h>
#include <assym.s>
/*
* ar.k7 = curthread
* ar.k6 = ksp
* ar.k5 = kbsp
* ar.k4 = pcpup
*/
/*
* Call exception_save_regs to preserve the interrupted state in a
* trapframe. Note that we don't use a call instruction because we
* must be careful not to lose track of the RSE state. We then call
* trap() with the value of _n_ as an argument to handle the
* exception. We arrange for trap() to return to exception_restore
* which will restore the interrupted state before executing an rfi to
* resume it.
*/
#define TRAP(_n_) \
mov r16=b0; \
1: mov r17=ip;; \
add r17=2f-1b,r17;; \
mov b0=r17; \
br.sptk.few exception_save; \
2: (p3) ssm psr.i; \
alloc r15=ar.pfs,0,0,3,0; \
mov out0=_n_; \
mov out1=r14; \
mov out2=sp;; \
add sp=-16,sp;; \
.prologue; \
.save rp,r0; \
.body; \
br.call.sptk.few rp=trap; \
3: br.sptk.many exception_restore
/*
* The IA64 Interrupt Vector Table (IVT) contains 20 slots with 64
* bundles per vector and 48 slots with 16 bundles per vector.
*/
.section .text.ivt,"ax"
.align 32768
.global ia64_vector_table
ia64_vector_table:
.org ia64_vector_table + 0x0000 // VHPT Translation vector
interruption_VHPT_Translation:
TRAP(0)
.org ia64_vector_table + 0x0400 // Instruction TLB vector
interruption_Instruction_TLB:
mov r16=cr.ifa
mov r17=pr
;;
thash r18=r16
ttag r19=r16
;;
add r21=16,r18 // tag
add r20=24,r18 // collision chain
;;
ld8 r21=[r21] // check VHPT tag
;;
cmp.ne p1,p0=r21,r19
(p1) br.dpnt.few 1f
;;
ld8 r21=[r18] // read pte
;;
itc.i r21 // insert pte
rfi // done
;;
1: ld8 r20=[r20] // first entry
;;
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
;;
2: cmp.eq p1,p0=r0,r20 // done?
(p1) br.cond.spnt.few 9f // bail if done
;;
add r21=16,r20 // tag location
;;
ld8 r21=[r21] // read tag
;;
cmp.ne p1,p0=r21,r19 // compare tags
(p1) br.cond.sptk.few 3f // if not, read next in chain
;;
ld8 r21=[r20],8 // read pte
;;
ld8 r22=[r20] // read rest of pte
;;
dep r18=0,r18,61,3 // convert vhpt ptr to physical
;;
add r20=16,r18 // address of tag
;;
ld8.acq r23=[r20] // read old tag
;;
dep r23=-1,r23,63,1 // set ti bit
;;
st8.rel [r20]=r23 // store old tag + ti
;;
mf // make sure everyone sees
;;
st8 [r18]=r21,8 // store pte
;;
st8 [r18]=r22,8
;;
st8.rel [r18]=r19 // store new tag
;;
mov pr=r17,0x1ffff // restore predicates
;;
itc.i r21 // and place in TLB
rfi
3: add r20=24,r20 // next in chain
;;
ld8 r20=[r20] // read chain
br.cond.sptk.few 2b // loop
9: mov pr=r17,0x1ffff // restore predicates
ssm psr.dt
;;
srlz.d
;;
TRAP(20) // Page Not Present trap
.org ia64_vector_table + 0x0800 // Data TLB vector
interruption_Data_TLB:
mov r16=cr.ifa
mov r17=pr
;;
thash r18=r16
ttag r19=r16
;;
add r21=16,r18 // tag
add r20=24,r18 // collision chain
;;
ld8 r21=[r21] // check VHPT tag
;;
cmp.ne p1,p0=r21,r19
(p1) br.dpnt.few 1f
;;
ld8 r21=[r18] // read pte
;;
itc.d r21 // insert pte
rfi // done
;;
1: ld8 r20=[r20] // first entry
;;
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
;;
2: cmp.eq p1,p0=r0,r20 // done?
(p1) br.cond.spnt.few 9f // bail if done
;;
add r21=16,r20 // tag location
;;
ld8 r21=[r21] // read tag
;;
cmp.ne p1,p0=r21,r19 // compare tags
(p1) br.cond.sptk.few 3f // if not, read next in chain
;;
ld8 r21=[r20],8 // read pte
;;
ld8 r22=[r20] // read rest of pte
;;
dep r18=0,r18,61,3 // convert vhpt ptr to physical
;;
add r20=16,r18 // address of tag
;;
ld8.acq r23=[r20] // read old tag
;;
dep r23=-1,r23,63,1 // set ti bit
;;
st8.rel [r20]=r23 // store old tag + ti
;;
mf // make sure everyone sees
;;
st8 [r18]=r21,8 // store pte
;;
st8 [r18]=r22,8
;;
st8.rel [r18]=r19 // store new tag
;;
mov pr=r17,0x1ffff // restore predicates
;;
itc.d r21 // and place in TLB
rfi
3: add r20=24,r20 // next in chain
;;
ld8 r20=[r20] // read chain
br.cond.sptk.few 2b // loop
9: mov pr=r17,0x1ffff // restore predicates
ssm psr.dt
;;
srlz.d
;;
TRAP(20) // Page Not Present trap
.org ia64_vector_table + 0x0c00 // Alternate ITLB vector
interruption_Alternate_Instruction_TLB:
mov r16=cr.ifa // where did it happen
mov r18=pr // save predicates
;;
extr.u r17=r16,61,3 // get region number
;;
cmp.ge p3,p0=5,r17 // RR0-RR5?
cmp.eq p1,p2=7,r17 // RR7->p1, RR6->p2
(p3) br.spnt 9f
;;
(p1) movl r17=PTE_P+PTE_MA_WB+PTE_A+PTE_D+PTE_PL_KERN+PTE_AR_RX
(p2) movl r17=PTE_P+PTE_MA_UC+PTE_A+PTE_D+PTE_PL_KERN+PTE_AR_RX
;;
dep r16=0,r16,50,14 // clear bits above PPN
;;
dep r16=r17,r16,0,12 // put pte bits in 0..11
;;
itc.i r16
mov pr=r18,0x1ffff // restore predicates
;;
rfi
9: mov pr=r18,0x1ffff // restore predicates
TRAP(3)
.org ia64_vector_table + 0x1000 // Alternate DTLB vector
interruption_Alternate_Data_TLB:
mov r16=cr.ifa // where did it happen
mov r18=pr // save predicates
;;
extr.u r17=r16,61,3 // get region number
;;
cmp.ge p3,p0=5,r17 // RR0-RR5?
cmp.eq p1,p2=7,r17 // RR7->p1, RR6->p2
(p3) br.spnt 9f
;;
(p1) movl r17=PTE_P+PTE_MA_WB+PTE_A+PTE_D+PTE_PL_KERN+PTE_AR_RW
(p2) movl r17=PTE_P+PTE_MA_UC+PTE_A+PTE_D+PTE_PL_KERN+PTE_AR_RW
;;
dep r16=0,r16,50,14 // clear bits above PPN
;;
dep r16=r17,r16,0,12 // put pte bits in 0..11
;;
itc.d r16
mov pr=r18,0x1ffff // restore predicates
;;
rfi
9: mov pr=r18,0x1ffff // restore predicates
TRAP(4)
.org ia64_vector_table + 0x1400 // Data Nested TLB vector
interruption_Data_Nested_TLB:
TRAP(5)
.org ia64_vector_table + 0x1800 // Instr. Key Miss vector
interruption_Instruction_Key_Miss:
TRAP(6)
.org ia64_vector_table + 0x1c00 // Data Key Miss vector
interruption_Data_Key_Miss:
TRAP(7)
.org ia64_vector_table + 0x2000 // Dirty-Bit vector
interruption_Dirty_Bit:
mov r16=cr.ifa
mov r17=pr
mov r20=PAGE_SHIFT<<2 // XXX get page size from VHPT
;;
ptc.l r16,r20 // purge TLB
thash r18=r16
ttag r19=r16
;;
srlz.d
add r20=24,r18 // collision chain
;;
ld8 r20=[r20] // first entry
;;
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
;;
1: cmp.eq p1,p0=r0,r20 // done?
(p1) br.cond.spnt.few 9f // bail if done
;;
add r21=16,r20 // tag location
;;
ld8 r21=[r21] // read tag
;;
cmp.ne p1,p0=r21,r19 // compare tags
(p1) br.cond.sptk.few 2f // if not, read next in chain
;;
ld8 r21=[r20] // read pte
mov r22=PTE_D
;;
or r21=r22,r21 // set dirty bit
;;
st8 [r20]=r21 // store back
;;
ld8 r22=[r20] // read rest of pte
;;
dep r18=0,r18,61,3 // convert vhpt ptr to physical
;;
add r20=16,r18 // address of tag
;;
ld8.acq r23=[r20] // read old tag
;;
dep r23=-1,r23,63,1 // set ti bit
;;
st8.rel [r20]=r23 // store old tag + ti
;;
mf // make sure everyone sees
;;
st8 [r18]=r21,8 // store pte
;;
st8 [r18]=r22,8
;;
st8.rel [r18]=r19 // store new tag
;;
mov pr=r17,0x1ffff // restore predicates
;;
itc.d r21 // and place in TLB
rfi
2: add r20=24,r20 // next in chain
;;
ld8 r20=[r20] // read chain
br.cond.sptk.few 1b // loop
9: mov pr=r17,0x1ffff // restore predicates
TRAP(8) // die horribly
.org ia64_vector_table + 0x2400 // Instr. Access-Bit vector
interruption_Instruction_Access_Bit:
mov r16=cr.ifa
mov r17=pr
mov r20=PAGE_SHIFT<<2 // XXX get page size from VHPT
;;
ptc.l r16,r20 // purge TLB
thash r18=r16
ttag r19=r16
;;
srlz.d
add r20=24,r18 // collision chain
;;
ld8 r20=[r20] // first entry
;;
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
;;
1: cmp.eq p1,p0=r0,r20 // done?
(p1) br.cond.spnt.few 9f // bail if done
;;
add r21=16,r20 // tag location
;;
ld8 r21=[r21] // read tag
;;
cmp.ne p1,p0=r21,r19 // compare tags
(p1) br.cond.sptk.few 2f // if not, read next in chain
;;
ld8 r21=[r20] // read pte
mov r22=PTE_A
;;
or r21=r22,r21 // set accessed bit
;;
st8 [r20]=r21 // store back
;;
ld8 r22=[r20] // read rest of pte
;;
dep r18=0,r18,61,3 // convert vhpt ptr to physical
;;
add r20=16,r18 // address of tag
;;
ld8.acq r23=[r20] // read old tag
;;
dep r23=-1,r23,63,1 // set ti bit
;;
st8.rel [r20]=r23 // store old tag + ti
;;
mf // make sure everyone sees
;;
st8 [r18]=r21,8 // store pte
;;
st8 [r18]=r22,8
;;
st8.rel [r18]=r19 // store new tag
;;
mov pr=r17,0x1ffff // restore predicates
;;
itc.i r21 // and place in TLB
rfi // walker will retry the access
2: add r20=24,r20 // next in chain
;;
ld8 r20=[r20] // read chain
br.cond.sptk.few 1b // loop
9: mov pr=r17,0x1ffff // restore predicates
TRAP(9)
.org ia64_vector_table + 0x2800 // Data Access-Bit vector
interruption_Data_Access_Bit:
mov r16=cr.ifa
mov r17=pr
mov r20=PAGE_SHIFT<<2 // XXX get page size from VHPT
;;
ptc.l r16,r20 // purge TLB
thash r18=r16
ttag r19=r16
;;
srlz.d
add r20=24,r18 // collision chain
;;
ld8 r20=[r20] // first entry
;;
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
;;
1: cmp.eq p1,p0=r0,r20 // done?
(p1) br.cond.spnt.few 9f // bail if done
;;
add r21=16,r20 // tag location
;;
ld8 r21=[r21] // read tag
;;
cmp.ne p1,p0=r21,r19 // compare tags
(p1) br.cond.sptk.few 2f // if not, read next in chain
;;
ld8 r21=[r20] // read pte
mov r22=PTE_A
;;
or r21=r22,r21 // set accessed bit
;;
st8 [r20]=r21 // store back
;;
ld8 r22=[r20] // read rest of pte
;;
dep r18=0,r18,61,3 // convert vhpt ptr to physical
;;
add r20=16,r18 // address of tag
;;
ld8.acq r23=[r20] // read old tag
;;
dep r23=-1,r23,63,1 // set ti bit
;;
st8.rel [r20]=r23 // store old tag + ti
;;
mf // make sure everyone sees
;;
st8 [r18]=r21,8 // store pte
;;
st8 [r18]=r22,8
;;
st8.rel [r18]=r19 // store new tag
;;
mov pr=r17,0x1ffff // restore predicates
;;
itc.d r21 // and place in TLB
rfi // walker will retry the access
2: add r20=24,r20 // next in chain
;;
ld8 r20=[r20] // read chain
br.cond.sptk.few 1b // loop
9: mov pr=r17,0x1ffff // restore predicates
TRAP(10)
.org ia64_vector_table + 0x2c00 // Break Instruction vector
interruption_Break:
mov r16=pr // save pr for a moment
mov r17=cr.iim;; // read break value
mov r18=0x100000;; // syscall number
cmp.ne p6,p0=r18,r17;; // check for syscall
(p6) br.dpnt.few 9f
mov r17=cr.ipsr;; // check for user mode
extr.u r17=r17,32,2;;
cmp.eq p6,p0=r0,r17
(p6) br.dpnt.few 9f // trap if kernel mode
// Note: p6 and p7 are temporaries so we don't need to restore
// the value of pr here since the user-mode program assumes
// that syscalls only preserve the function-preserved state.
br.sptk.many do_syscall
;;
9: mov pr=r16,0x1ffff // restore pr
TRAP(11)
.org ia64_vector_table + 0x3000 // External Interrupt vector
interruption_External_Interrupt:
mov r16=b0 // save user's b0
1: mov r17=ip;; // construct return address
add r17=2f-1b,r17;; // for exception_save
mov b0=r17
br.sptk.few exception_save // 'call' exception_save
2: alloc r14=ar.pfs,0,0,2,0 // make a frame for calling with
mov out1=sp;;
add sp=-16,sp;;
3: mov out0=cr.ivr // find interrupt vector
;;
cmp.eq p6,p0=15,out0 // check for spurious vector number
(p6) br.dpnt.few exception_restore // if spurious, we are done
;;
ssm psr.i // re-enable interrupts
;; // now that we are in-progress
srlz.d
;;
br.call.sptk.many rp=interrupt // call high-level handler
rsm psr.i // disable interrupts
;;
srlz.d
;;
mov cr.eoi=r0 // and ack the interrupt
;;
srlz.d
br.sptk.few 3b // loop for more
.org ia64_vector_table + 0x3400 // Reserved
interruption_3400:
TRAP(13)
.org ia64_vector_table + 0x3800 // Reserved
interruption_3800:
TRAP(14)
.org ia64_vector_table + 0x3c00 // Reserved
interruption_3c00:
TRAP(15)
.org ia64_vector_table + 0x4000 // Reserved
interruption_4000:
TRAP(16)
.org ia64_vector_table + 0x4400 // Reserved
interruption_4400:
TRAP(17)
.org ia64_vector_table + 0x4800 // Reserved
interruption_4800:
TRAP(18)
.org ia64_vector_table + 0x4c00 // Reserved
interruption_4c00:
TRAP(19)
.org ia64_vector_table + 0x5000 // Page Not Present vector
interruption_Page_Not_Present:
TRAP(20)
.org ia64_vector_table + 0x5100 // Key Permission vector
interruption_Key_Permission:
TRAP(21)
.org ia64_vector_table + 0x5200 // Instr. Access Rights vector
interruption_Instruction_Access_Rights:
TRAP(22)
.org ia64_vector_table + 0x5300 // Data Access Rights vector
interruption_Data_Access_Rights:
TRAP(23)
.org ia64_vector_table + 0x5400 // General Exception vector
interruption_General_Exception:
TRAP(24)
.org ia64_vector_table + 0x5500 // Disabled FP-Register vector
interruption_Disabled_FP_Register:
TRAP(25)
.org ia64_vector_table + 0x5600 // NaT Consumption vector
interruption_NaT_Consumption:
TRAP(26)
.org ia64_vector_table + 0x5700 // Speculation vector
interruption_Speculation:
TRAP(27)
.org ia64_vector_table + 0x5800 // Reserved
interruption_5800:
TRAP(28)
.org ia64_vector_table + 0x5900 // Debug vector
interruption_Debug:
TRAP(29)
.org ia64_vector_table + 0x5a00 // Unaligned Reference vector
interruption_Unaligned_Reference:
TRAP(30)
.org ia64_vector_table + 0x5b00 // Unsupported Data Ref. vec.
interruption_Unsupported_Data_Reference:
TRAP(31)
.org ia64_vector_table + 0x5c00 // Floating-point Fault vector
interruption_Floating_Point_Fault:
TRAP(32)
.org ia64_vector_table + 0x5d00 // Floating-point Trap vector
interruption_Floating_Point_Trap:
TRAP(33)
.org ia64_vector_table + 0x5e00 // Lower-Priv. Transfer Trap
interruption_Lower_Privilege_Transfer_Trap:
TRAP(34)
.org ia64_vector_table + 0x5f00 // Taken Branch Trap vector
interruption_Taken_Branch_Trap:
TRAP(35)
.org ia64_vector_table + 0x6000 // Single Step Trap vector
interruption_Single_Step_Trap:
TRAP(36)
.org ia64_vector_table + 0x6100 // Reserved
interruption_6100:
TRAP(37)
.org ia64_vector_table + 0x6200 // Reserved
interruption_6200:
TRAP(38)
.org ia64_vector_table + 0x6300 // Reserved
interruption_6300:
TRAP(39)
.org ia64_vector_table + 0x6400 // Reserved
interruption_6400:
TRAP(40)
.org ia64_vector_table + 0x6500 // Reserved
interruption_6500:
TRAP(41)
.org ia64_vector_table + 0x6600 // Reserved
interruption_6600:
TRAP(42)
.org ia64_vector_table + 0x6700 // Reserved
interruption_6700:
TRAP(43)
.org ia64_vector_table + 0x6800 // Reserved
interruption_6800:
TRAP(44)
.org ia64_vector_table + 0x6900 // IA-32 Exception vector
interruption_IA_32_Exception:
TRAP(45)
.org ia64_vector_table + 0x6a00 // IA-32 Intercept vector
interruption_IA_32_Intercept:
TRAP(46)
.org ia64_vector_table + 0x6b00 // IA-32 Interrupt vector
interruption_IA_32_Interrupt:
TRAP(47)
.org ia64_vector_table + 0x6c00 // Reserved
interruption_6c00:
TRAP(48)
.org ia64_vector_table + 0x6d00 // Reserved
interruption_6d00:
TRAP(49)
.org ia64_vector_table + 0x6e00 // Reserved
interruption_6e00:
TRAP(50)
.org ia64_vector_table + 0x6f00 // Reserved
interruption_6f00:
TRAP(51)
.org ia64_vector_table + 0x7000 // Reserved
interruption_7000:
TRAP(52)
.org ia64_vector_table + 0x7100 // Reserved
interruption_7100:
TRAP(53)
.org ia64_vector_table + 0x7200 // Reserved
interruption_7200:
TRAP(54)
.org ia64_vector_table + 0x7300 // Reserved
interruption_7300:
TRAP(55)
.org ia64_vector_table + 0x7400 // Reserved
interruption_7400:
TRAP(56)
.org ia64_vector_table + 0x7500 // Reserved
interruption_7500:
TRAP(57)
.org ia64_vector_table + 0x7600 // Reserved
interruption_7600:
TRAP(58)
.org ia64_vector_table + 0x7700 // Reserved
interruption_7700:
TRAP(59)
.org ia64_vector_table + 0x7800 // Reserved
interruption_7800:
TRAP(60)
.org ia64_vector_table + 0x7900 // Reserved
interruption_7900:
TRAP(61)
.org ia64_vector_table + 0x7a00 // Reserved
interruption_7a00:
TRAP(62)
.org ia64_vector_table + 0x7b00 // Reserved
interruption_7b00:
TRAP(63)
.org ia64_vector_table + 0x7c00 // Reserved
interruption_7c00:
TRAP(64)
.org ia64_vector_table + 0x7d00 // Reserved
interruption_7d00:
TRAP(65)
.org ia64_vector_table + 0x7e00 // Reserved
interruption_7e00:
TRAP(66)
.org ia64_vector_table + 0x7f00 // Reserved
interruption_7f00:
TRAP(67)
// Make the IVT 32KB in size
.org ia64_vector_table + 0x8000
.section .data.vhpt,"aw"
.global ia64_vhpt
.align 32768
ia64_vhpt: .quad 0
.align 32768
.text
#define rIIP r31
#define rIPSR r30
#define rISR r29
#define rIFA r28
#define rPR r27
#define rSP r26
#define rIFS r25
#define rR1 r24
#define rR2 r23
#define rBSPSTORE r22
#define rRNAT r21
#define rNDIRTY r27 /* overlay rPR */
#define rRSC r20
#define rPFS r19
#define rB0 r31 /* overlay rIIP */
/*
* exception_restore: restore interrupted state
*
* Arguments:
* sp+16 trapframe pointer
* r4 ar.pfs before the alloc in TRAP()
*
*/
ENTRY(exception_restore, 0)
{ .mfi
alloc r14=ar.pfs,0,0,1,0 // in case we call ast()
nop 1
add r3=TF_CR_IPSR+16,sp
;;
}
{ .mmi
ld8 rIPSR=[r3]
;;
nop 2
extr.u r16=rIPSR,32,2 // extract ipsr.cpl
;;
}
{ .mfb
cmp.eq p1,p2=r0,r16 // test for return to kernel mode
nop 3
(p1) br.cond.dpnt 2f // no ast check for returns to kernel
}
3:
{ .mmi
add r3=PC_CURTHREAD,r13 // &curthread
;;
ld8 r3=[r3] // curthread
add r2=(KEF_ASTPENDING|KEF_NEEDRESCHED),r0
;;
}
{ .mmb
add r3=TD_KSE,r3 // &curthread->td_kse
mov r15=psr // save interrupt enable status
nop 4
;;
}
{ .mmi
ld8 r3=[r3] // curkse
;;
rsm psr.i // disable interrupts
add r3=KE_FLAGS,r3 // &curkse->ke_flags
;;
}
{ .mmi
ld4 r14=[r3] // fetch curkse->ke_flags
;;
and r14=r2,r14 // flags & (KEF_ASTPENDING|KEF_NEEDRESCHED)
nop 5
;;
}
{ .mfb
cmp4.eq p6,p7=r0,r14 // == 0 ?
nop 6
(p6) br.cond.dptk 2f
;;
}
{ .mmi
mov psr.l=r15 // restore interrups
;;
srlz.d
add out0=16,sp // trapframe argument to ast()
}
{ .bbb
br.call.sptk.many rp=ast // note: p1, p2 preserved
br.sptk 3b
nop 7
}
2:
{ .mmi
rsm psr.ic|psr.dt|psr.i // disable interrupt collection and vm
;;
srlz.i
add r3=16,sp
;;
}
{ .mmi
(p2) add r16=SIZEOF_TRAPFRAME+16,sp // restore ar.k6 (kernel sp)
;;
(p2) mov ar.k6=r16
dep r3=0,r3,61,3 // physical address
;;
}
{ .mmi
add r1=SIZEOF_TRAPFRAME-16,r3 // r1=&tf_f[FRAME_F15]
;;
ldf.fill f15=[r1],-32 // r1=&tf_f[FRAME_F13]
add r2=SIZEOF_TRAPFRAME-32,r3 // r2=&tf_f[FRAME_F14]
;;
}
{ .mmb
ldf.fill f14=[r2],-32 // r2=&tf_f[FRAME_F12]
ldf.fill f13=[r1],-32 // r1=&tf_f[FRAME_F11]
nop 8
;;
}
{ .mmi
ldf.fill f12=[r2],-32 // r2=&tf_f[FRAME_F10]
ldf.fill f11=[r1],-32 // r1=&tf_f[FRAME_F9]
nop 9
;;
}
{ .mmb
ldf.fill f10=[r2],-32 // r2=&tf_f[FRAME_F8]
ldf.fill f9=[r1],-32 // r1=&tf_f[FRAME_F7]
nop 10
;;
}
{ .mmi
ldf.fill f8=[r2],-32 // r2=&tf_f[FRAME_F6]
ldf.fill f7=[r1],-24 // r1=&tf_r[FRAME_R31]
nop 11
;;
}
{ .mmb
ldf.fill f6=[r2],-16 // r2=&tf_r[FRAME_R30]
ld8.fill r31=[r1],-16 // r1=&tf_r[FRAME_R29]
nop 12
;;
}
{ .mmi
ld8.fill r30=[r2],-16 // r2=&tf_r[FRAME_R28]
ld8.fill r29=[r1],-16 // r1=&tf_r[FRAME_R27]
nop 13
;;
}
{ .mmb
ld8.fill r28=[r2],-16 // r2=&tf_r[FRAME_R26]
ld8.fill r27=[r1],-16 // r1=&tf_r[FRAME_R25]
nop 14
;;
}
{ .mmi
ld8.fill r26=[r2],-16 // r2=&tf_r[FRAME_R24]
ld8.fill r25=[r1],-16 // r1=&tf_r[FRAME_R23]
nop 15
;;
}
{ .mmb
ld8.fill r24=[r2],-16 // r2=&tf_r[FRAME_R22]
ld8.fill r23=[r1],-16 // r1=&tf_r[FRAME_R21]
nop 16
;;
}
{ .mmi
ld8.fill r22=[r2],-16 // r2=&tf_r[FRAME_R20]
ld8.fill r21=[r1],-16 // r1=&tf_r[FRAME_R19]
nop 17
;;
}
{ .mmb
ld8.fill r20=[r2],-16 // r2=&tf_r[FRAME_R18]
ld8.fill r19=[r1],-16 // r1=&tf_r[FRAME_R17]
nop 18
;;
}
{ .mmi
ld8.fill r18=[r2],-16 // r2=&tf_r[FRAME_R16]
ld8.fill r17=[r1],-16 // r1=&tf_r[FRAME_R15]
nop 19
;;
}
{ .mfb
ld8.fill r16=[r2],-16 // r2=&tf_r[FRAME_R14]
nop 20
bsw.0 // switch to bank 0
;;
}
{ .mmi
ld8.fill r15=[r1],-16 // r1=&tf_r[FRAME_R13]
ld8.fill r14=[r2],-16 // r2=&tf_r[FRAME_R12]
nop 21
;;
}
// Don't restore r13 if returning to kernel
{ .mmi
.pred.rel.mutex p1,p2
(p2) ld8.fill r13=[r1],-16 // r1=&tf_r[FRAME_R11]
ld8.fill r12=[r2],-16 // r2=&tf_r[FRAME_R10]
(p1) add r1=-16,r1 // r1=&tf_r[FRAME_R11]
;;
}
{ .mmb
ld8.fill r11=[r1],-16 // r1=&tf_r[FRAME_R9]
ld8.fill r10=[r2],-16 // r2=&tf_r[FRAME_R8]
nop 22
;;
}
{ .mmi
ld8.fill r9=[r1],-16 // r1=&tf_r[FRAME_R7]
ld8.fill r8=[r2],-16 // r2=&tf_r[FRAME_R6]
nop 23
;;
}
{ .mmb
ld8.fill r7=[r1],-16 // r1=&tf_r[FRAME_R5]
ld8.fill r6=[r2],-16 // r2=&tf_r[FRAME_R4]
nop 24
;;
}
{ .mmi
ld8.fill r5=[r1],-16 // r1=&tf_r[FRAME_R3]
ld8.fill r4=[r2],-16 // r2=&tf_r[FRAME_R2]
nop 25
;;
}
{ .mmb
ld8.fill r3=[r1],-16 // r1=&tf_r[FRAME_R1]
ld8.fill rR2=[r2],-16 // r2=&tf_b[7]
nop 26
;;
}
{ .mmi
ld8.fill rR1=[r1],-16 // r1=&tf_b[6]
ld8 r16=[r2],-16 // r16=b7, r2=&tf_b[5]
nop 27
;;
}
{ .mmi
ld8 r17=[r1],-16 // r17=b6, r1=&tf_b[4]
ld8 r18=[r2],-16 // r18=b5, r2=&tf_b[3]
mov b7=r16
;;
}
{ .mmi
ld8 r16=[r1],-16 // r16=b4, r1=&tf_b[2]
ld8 r19=[r2],-16 // r19=b3, r2=&tf_b[1]
mov b6=r17
;;
}
{ .mii
ld8 r17=[r1],-16 // r17=b2, r1=&tf_b[0]
mov b5=r18
mov b4=r16
;;
}
{ .mii
ld8 r16=[r2],-16 // r16=b1, r2=&tf_ar_ec
mov b3=r19
mov b2=r17
;;
}
{ .mmi
ld8 r17=[r1],-16 // r17=b0, r1=&tf_ar_lc
ld8 r18=[r2],-16 // r18=ar.ec, r2=&tf_ar_fptr
mov b1=r16
;;
}
{ .mmi
ld8 r16=[r1],-16 // r16=ar.lc, r1=&tf_ar_ccv
ld8 r19=[r2],-16 // r19=ar.fpsr, r1=&tf_ar_unat
mov b0=r17
;;
}
{ .mmi
ld8 r17=[r1],-16 // r17=ar.ccv, r1=&tf_ndirty
mov ar.fpsr=r19
mov ar.ec=r18
;;
}
{ .mmi
ld8 r18=[r2],-16 // r18=ar.unat, r2=&tf_ar_rnat
mov ar.ccv=r17
mov ar.lc=r16
;;
}
{ .mmb
ld8 rNDIRTY=[r1],-16 // r1=&tf_ar_bspstore
ld8 rRNAT=[r2],-16 // r2=&tf_cr_ifs
nop 28
;;
}
{ .mmi
mov ar.unat=r18
ld8 rBSPSTORE=[r1],-16 // r1=&tf_ar_pfs
nop 29
}
{ .mfb
ld8 rIFS=[r2],-16 // r2=&tf_ar_rsc
nop 30
(p1) br.cond.dpnt.few 1f // don't switch bs if kernel
;;
}
{ .mmi
alloc r16=ar.pfs,0,0,0,0 // discard current frame
;;
nop 31
shl r16=rNDIRTY,16 // value for ar.rsc
;;
}
{ .mmi
mov ar.rsc=r16 // setup for loadrs
;;
loadrs // load user regs from kernel bs
nop 32
;;
}
{ .mmi
mov ar.bspstore=rBSPSTORE
;;
mov ar.rnat=rRNAT
nop 33
;;
}
1:
{ .mmb
ld8 rPFS=[r1],-16 // r1=&tf_pr
ld8 rRSC=[r2],-16 // r2=&tf_cr_ifa
nop 34
;;
}
{ .mmi
ld8 rPR=[r1],-16 // r1=&tf_cr_isr
ld8 rIFA=[r2],-16 // r2=&tf_cr_ipsr
mov ar.pfs=rPFS
;;
}
{ .mmi
ld8 rISR=[r1],-16 // r1=&tf_cr_iip
ld8 rIPSR=[r2]
mov pr=rPR,0x1ffff
;;
}
{ .mmi
ld8 rIIP=[r1]
mov cr.ifs=rIFS
mov r2=rR2
;;
}
{ .mmi
mov cr.ifa=rIFA
mov cr.iip=rIIP
mov r1=rR1
;;
}
{ .mmi
mov cr.ipsr=rIPSR
mov ar.rsc=rRSC
nop 35
;;
}
{ .bbb
nop 36
nop 37
rfi
;;
}
END(exception_restore)
/*
* exception_save: save interrupted state
*
* Arguments:
* b0 return address
* r16 saved b0
*
* Return:
* r14 cr.iim value for break traps
* sp kernel stack pointer
* p1 true if user mode
* p2 true if kernel mode
* p3 true if interrupts were enabled
*/
ENTRY(exception_save, 0)
{ .mmi
rsm psr.dt // turn off data translations
;;
srlz.d // serialize
mov rPR=pr
}
{ .mmi
mov rIPSR=cr.ipsr
;;
mov rIIP=cr.iip
tbit.nz p3,p0=rIPSR,14 // check for interrupt enable state
}
{ .mmi
mov rISR=cr.isr
;;
mov rSP=sp // save sp
extr.u r17=rIPSR,32,2 // extract ipsr.cpl
;;
}
{ .mmi
cmp.eq p1,p2=r0,r17 // test for kernel mode
;;
(p2) mov sp=ar.k6 // and switch to kernel stack
mov rR1=r1
;;
}
{ .mii
mov rIFA=cr.ifa
add sp=-SIZEOF_TRAPFRAME,sp // reserve trapframe
;;
dep r1=0,sp,61,3 // r1=&tf_flags
;;
}
{ .mmi
st8 [r1]=r0,8 // zero flags, r1=&tf_cr_iip
;;
mov rR2=r2
add r2=8,r1 // r2=&tf_cr_ipsr
;;
}
{ .mmb
st8 [r1]=rIIP,16 // r1=&tf_cr_isr
st8 [r2]=rIPSR,16 // r2=&tf_cr_ifa
nop 1
;;
}
{ .mmb
st8 [r1]=rISR,16 // r1=&tf_pr
st8 [r2]=rIFA,16 // r2=&tf_ar_rsc
nop 2
;;
}
{ .mmi
st8 [r1]=rPR,16 // r1=&tf_cr_pfs
mov rRSC=ar.rsc
mov rPFS=ar.pfs
;;
}
{ .mmb
st8 [r2]=rRSC,16 // r2=&tf_cr_ifs
st8 [r1]=rPFS,16 // r1=&tf_ar_bspstore
cover
;;
}
{ .mmi
mov ar.rsc=0
;;
mov rBSPSTORE=ar.bspstore
mov rB0=r16
;;
}
{ .mmi
mov rIFS=cr.ifs
mov rRNAT=ar.rnat
(p1) mov r16=rBSPSTORE // so we can figure out ndirty
;;
}
{ .mmb
(p2) mov r16=ar.k5 // kernel backing store
st8 [r2]=rIFS,16 // r2=&tf_ar_rnat
nop 3
;;
}
{ .mmi
st8 [r1]=rBSPSTORE,16 // r1=&tf_ndirty
(p2) mov ar.bspstore=r16 // switch bspstore
nop 4
;;
}
{ .mmi
mov r17=ar.bsp
;;
st8 [r2]=rRNAT,16 // r2=&tf_ar_unat
sub r17=r17,r16 // ndirty (in bytes)
;;
}
{ .mmi
st8 [r1]=r17,16 // r1=&tf_ar_ccv
mov ar.rsc=3 // switch RSE back on
mov r18=ar.lc
}
{ .mmi
mov r16=ar.unat
;;
st8 [r2]=r16,16 // r2=&tf_ar_fpsr
mov r19=ar.ec
}
{ .mmi
mov r17=ar.ccv
;;
st8 [r1]=r17,16 // r1=&tf_ar_lc
nop 5
;;
}
{ .mmi
mov r16=ar.fpsr
;;
st8 [r2]=r16,16 // r2=&tf_ar_ec
nop 6
;;
}
{ .mmi
st8 [r1]=r18,16 // r1=&tf_b[0]
;;
st8 [r2]=r19,16 // r2=&tf_b[1]
mov r16=b1
}
{ .mmi
st8 [r1]=rB0,16 // r1=&tf_b[2]
;;
st8 [r2]=r16,16 // r2=&tf_b[3]
mov r16=b2
;;
}
{ .mii
st8 [r1]=r16,16 // r1=&tf_b[4]
mov r17=b3
;;
mov r18=b4
}
{ .mmi
st8 [r2]=r17,16 // r2=&tf_b[5]
;;
st8 [r1]=r18,16 // r1=&tf_b[6]
mov r16=b5
;;
}
{ .mii
st8 [r2]=r16,16 // r2=&tf_b[7]
mov r17=b6
;;
mov r18=b7
}
{ .mmi
st8 [r1]=r17,16 // r1=&tf_r[FRAME_R1]
;;
st8 [r2]=r18,16 // r2=&tf_r[FRAME_R2]
nop 7
;;
}
{ .mmb
.mem.offset 0,0
st8.spill [r1]=rR1,16 // r1=&tf_r[FRAME_R3]
.mem.offset 8,0
st8.spill [r2]=rR2,16 // r2=&tf_r[FRAME_R4]
nop 8
;;
}
{ .mmi
.mem.offset 16,0
st8.spill [r1]=r3,16 // r1=&tf_r[FRAME_R5]
.mem.offset 32,0
st8.spill [r2]=r4,16 // r2=&tf_r[FRAME_R6]
nop 9
;;
}
{ .mmb
.mem.offset 48,0
st8.spill [r1]=r5,16 // r1=&tf_r[FRAME_R7]
.mem.offset 64,0
st8.spill [r2]=r6,16 // r2=&tf_r[FRAME_R8]
nop 10
;;
}
{ .mmi
.mem.offset 80,0
st8.spill [r1]=r7,16 // r1=&tf_r[FRAME_R9]
.mem.offset 96,0
st8.spill [r2]=r8,16 // r2=&tf_r[FRAME_R10]
nop 11
;;
}
{ .mmb
.mem.offset 112,0
st8.spill [r1]=r9,16 // r1=&tf_r[FRAME_R11]
.mem.offset 128,0
st8.spill [r2]=r10,16 // r2=&tf_r[FRAME_SP]
nop 12
;;
}
{ .mmi
.mem.offset 144,0
st8.spill [r1]=r11,16 // r1=&tf_r[FRAME_R13]
.mem.offset 160,0
st8.spill [r2]=rSP,16 // r2=&tf_r[FRAME_R14]
nop 13
;;
}
{ .mmb
.mem.offset 176,0
st8.spill [r1]=r13,16 // r1=&tf_r[FRAME_R15]
.mem.offset 192,0
st8.spill [r2]=r14,16 // r2=&tf_r[FRAME_R16]
nop 14
;;
}
{ .mfb
.mem.offset 208,0
st8.spill [r1]=r15,16 // r1=&tf_r[FRAME_R17]
nop 15
bsw.1 // switch to bank 1
;;
}
{ .mmi
.mem.offset 224,0
st8.spill [r2]=r16,16 // r2=&tf_r[FRAME_R18]
.mem.offset 240,0
st8.spill [r1]=r17,16 // r1=&tf_r[FRAME_R19]
nop 16
;;
}
{ .mmb
.mem.offset 256,0
st8.spill [r2]=r18,16 // r2=&tf_r[FRAME_R20]
.mem.offset 272,0
st8.spill [r1]=r19,16 // r1=&tf_r[FRAME_R21]
nop 17
;;
}
{ .mmi
.mem.offset 288,0
st8.spill [r2]=r20,16 // r2=&tf_r[FRAME_R22]
.mem.offset 304,0
st8.spill [r1]=r21,16 // r1=&tf_r[FRAME_R23]
nop 18
;;
}
{ .mmb
.mem.offset 320,0
st8.spill [r2]=r22,16 // r2=&tf_r[FRAME_R24]
.mem.offset 336,0
st8.spill [r1]=r23,16 // r1=&tf_r[FRAME_R25]
nop 19
;;
}
{ .mmi
.mem.offset 352,0
st8.spill [r2]=r24,16 // r2=&tf_r[FRAME_R26]
.mem.offset 368,0
st8.spill [r1]=r25,16 // r1=&tf_r[FRAME_R27]
nop 20
;;
}
{ .mmb
.mem.offset 384,0
st8.spill [r2]=r26,16 // r2=&tf_r[FRAME_R28]
.mem.offset 400,0
st8.spill [r1]=r27,16 // r1=&tf_r[FRAME_R29]
nop 21
;;
}
{ .mmi
.mem.offset 416,0
st8.spill [r2]=r28,16 // r2=&tf_r[FRAME_R30]
.mem.offset 432,0
st8.spill [r1]=r29,16 // r1=&tf_r[FRAME_R31]
nop 22
;;
}
{ .mmb
.mem.offset 448,0
st8.spill [r2]=r30,16 // r2=&tf_f[FRAME_F6]
.mem.offset 464,0
st8.spill [r1]=r31,24 // r1=&tf_f[FRAME_F7]
nop 23
;;
}
{ .mmi
stf.spill [r2]=f6,32 // r2=&tf_f[FRAME_F8]
stf.spill [r1]=f7,32 // r1=&tf_f[FRAME_F9]
nop 24
;;
}
{ .mmb
stf.spill [r2]=f8,32 // r2=&tf_f[FRAME_F10]
stf.spill [r1]=f9,32 // r1=&tf_f[FRAME_F11]
nop 25
;;
}
{ .mmi
stf.spill [r2]=f10,32 // r2=&tf_f[FRAME_F12]
stf.spill [r1]=f11,32 // r1=&tf_f[FRAME_F13]
nop 26
;;
}
{ .mmb
stf.spill [r2]=f12,32 // r2=&tf_f[FRAME_F14]
stf.spill [r1]=f13,32 // r1=&tf_f[FRAME_F15]
nop 27
;;
}
{ .mmi
stf.spill [r2]=f14 //
stf.spill [r1]=f15 //
nop 28
;;
}
{ .mlx
mov r14=cr.iim // break immediate
movl r1=__gp // kernel globals
}
{ .mmi
ssm psr.ic|psr.dt // enable interrupts & translation
;;
srlz.i // serialize
nop 29
;;
}
{ .mfb
mov r13=ar.k4 // processor globals
nop 30
br.sptk.few b0 // not br.ret - we were not br.call'ed
;;
}
END(exception_save)
/*
* System call entry point (via Break Instruction vector).
*
* Arguments:
* r15 System call number
* out0-out7 System call arguments
*/
ENTRY(do_syscall, 0)
.prologue
.save rp,r0
.body
// Save minimal state for syscall.
// We need to save enough state so that sendsig doesn't
// trash things if we take a signal during the system call.
// Essentially we need to save all the function-preserved
// state. Note that if we don't take a signal, we don't need
// to restore much of that state on the way out. Note also
// that when we save r4-r7 we spill their NaT bits into
// ar.unat. This register is preserved by the call to
// syscall() and if a full restore is needed,
// exception_restore will recover the NaT bits from ar.unat.
// The function-preserved state (including syscall number) is:
//
// r1,r4-r7,sp,r15
// f16-f31
// p1-p5,p16-p63
// b0-b5
// various ar's
//
{ .mmi // start reading high latency regs
mov r16=cr.ipsr // (13)
mov.m r17=ar.rsc // (13)
mov r18=sp // save user sp
;;
} { .mmi
mov sp=ar.k6 // (13) kernel sp
mov r19=cr.isr // (13)
nop.i 0
} { .mmi
mov.m ar.rsc=0
;;
mov.m r20=ar.bspstore // (13)
nop.i 0
} { .mmi
mov.m r21=ar.k5 // (13)
mov.m r22=ar.rnat // (6)
nop.i 0
} { .mmi
mov.m r23=ar.unat // (6)
rsm psr.dt // (5) physical addressing
} { .mii
mov r24=cr.iip // (2)
mov.i r25=ar.pfs // (2)
add sp=-SIZEOF_TRAPFRAME,sp // reserve trapframe
;;
} { .mii
addl r27=FRAME_SYSCALL,r0 // (1)
mov r26=pr // (2)
dep r30=0,sp,61,3 // physical address
} { .mmi
srlz.d // serialize psr.dt
;;
add r31=8,r30 // secondary pointer
;;
} { .mmi
st8 [r30]=r27,16 // tf_flags
st8 [r31]=r24,16 // save cr.iip
mov r28=b0
;;
} { .mmi
st8 [r30]=r16,24 // save cr.ipsr, skip to pr
st8 [r31]=r19,24 // save cr.isr, skip to ar.rsc
mov r24=b1
;;
} { .mmi
st8 [r30]=r26,16 // save pr, skip to ar.pfs
st8 [r31]=r17,24 // save ar.rsc, skip to ar.bspstore
mov r27=b2
;;
} { .mii
st8 [r30]=r25,24 // save ar.pfs, skip to ar.rnat
mov r16=b3
mov r17=b4
;;
} { .mmi
st8 [r31]=r20,24 // save ar.bspstore, skip to ar.unat
mov.m ar.bspstore=r21 // switch to kernel backing store
mov r29=b5
;;
} { .mmi
mov.m r20=ar.ccv
mov.m r21=ar.fpsr
nop.i 0
;;
} { .mmi
st8 [r30]=r22,24 // save ar.rnat, skip to ar.ccv
st8 [r31]=r23,16 // save ar.unat, skip to ar.fpsr
nop.i 0
;;
} { .mmi
st8 [r30]=r20,32 // save ar.ccv, skip to b0
st8 [r31]=r21,32 // save ar.fpsr, skip to b1
nop.i 0
;;
} { .mmi
st8 [r30]=r28,16 // save b0, skip to b2
st8 [r31]=r24,16 // save b1, skip to b3
nop.i 0
;;
} { .mmi
st8 [r30]=r27,16 // save b2, skip to b4
st8 [r31]=r16,16 // save b3, skip to b5
nop.i 0
;;
} { .mmi
st8 [r30]=r17,TF_R_R1-(TF_B+4*8) // save b4, skip to r1
st8 [r31]=r29,TF_R_R4-(TF_B+5*8) // save b5, skip to r4
nop.i 0
;;
} { .mmi
st8 [r30]=r1,TF_R_R5-TF_R_R1 // save r1, skip to r5
.mem.offset 8,0
st8.spill [r31]=r4,16 // save r4, skip to r6
nop.i 0
;;
} { .mmi
.mem.offset 0,0
st8.spill [r30]=r5,16 // save r5, skip to r7
.mem.offset 8,0
st8.spill [r31]=r6,TF_R_SP-TF_R_R6 // save r6, skip to sp
nop.i 0
;;
} { .mmi
.mem.offset 0,0
st8.spill [r30]=r7,TF_R_R15-TF_R_R7 // save r7, skip to r15
st8 [r31]=r18 // save sp
nop.i 0
;;
} { .mmb
st8 [r30]=r15 // save r15 (syscall number)
add sp=-(8*8),sp // reserve stack for arguments
br.call.sptk.few b0=Lsaveargs // dump args
} { .mmb
mov.m r13=ar.k4 // processor globals
nop.m 0
bsw.1 // switch back to bank 1
;;
} { .mmb
mov r16=sp // point at args
mov.m r17=ar.k5 // for calculating ndirty
cover // preserve user register frame
;;
} { .mmi
mov r18=cr.ifs // record user's CFM
mov.m r19=ar.bsp // ndirty = ar.bsp - kbsp
add sp=-16,sp // reserve scratch space
;;
} { .mmi
add r20=TF_CR_IFS+(8*8),r16 // point at cr.ifs
ssm psr.ic|psr.dt // reenable traps and translation
sub r19=r19,r17 // calculate ndirty
;;
} { .mmi
srlz.i // serialize psr.ic and psr.dt
;;
ssm psr.i // safe to take interrupts again
add r21=TF_NDIRTY+(8*8),r16 // point at ndirty
;;
} { .mmi
st8 [r20]=r18 // save cr.ifs
st8 [r21]=r19 // save ndirty
;;
} { .mmi
alloc r14=ar.pfs,0,1,3,0
srlz.d // serialize psr.i
add loc0=(8*8),r16 // remember where trapframe is
;;
} { .mlx
mov out0=r15 // syscall number (from user)
movl gp=__gp // kernel globals
} { .mmb
mov out1=r16 // arguments
add out2=(8*8),r16 // trapframe pointer
br.call.sptk.many rp=syscall // do the work
} { .mmi
3: rsm psr.i // we know that psr.i == 1
add r14=PC_CURTHREAD,r13 // &curthread
nop.i 0
;;
} { .mmi
ld8 r14=[r14] // curthread
;;
add r14=TD_KSE,r14 // &curthread->td_kse
nop.i 0
;;
} { .mmi
ld8 r14=[r14] // curkse
;;
add r14=KE_FLAGS,r14 // &curkse->ke_flags
nop.i 0
;;
} { .mmi
ld4 r14=[r14] // curkse->ke_flags
;;
nop.m 0
tbit.nz p6,p7=r14,10 // KEF_ASTPENDING
;;
} { .mib
nop.m 0
(p7) tbit.nz.or.andcm p6,p7=r14,11 // KEF_NEEDRESCHED
(p7) br.cond.dptk 2f
;;
} { .mmi
ssm psr.i // restore interrupts
;;
srlz.d
mov out0=loc0 // trapframe argument to ast()
} { .mib
nop.m 0
nop.i 0
br.call.sptk.many rp=ast
} { .mib
nop.m 0
nop.i 0
br 3b
} { .mii
2: ld8 r14=[loc0] // check tf_flags
dep r15=0,loc0,61,3 // physical address of trapframe
;;
tbit.z p6,p0=r14,0 // check FRAME_SYSCALL bit
;;
} { .mib
(p6) add sp=-16,loc0 // do a full restore if clear
add r16=SIZEOF_TRAPFRAME,loc0 // new kernel sp
(p6) br.dpnt.many exception_restore
} { .mmi
rsm psr.dt|psr.ic|psr.i // get ready to restore
;;
srlz.i // serialise psr.dt and psr.ic
add r30=TF_R_R15,r15 // point at r15
;;
} { .mmi
alloc r14=ar.pfs,0,0,0,0 // discard register frame
mov ar.k6=r16 // restore kernel sp
add r31=TF_R_SP,r15 // point at sp
;;
} { .mmi
ld8 r15=[r30],TF_R_R10-TF_R_R15 // restore r15, skip to r10
ld8 sp=[r31],TF_R_R9-TF_R_SP // restore user sp, skip to r9
nop.i 0
;;
} { .mmi
ld8 r10=[r30],-16 // restore r10, skip to r8
ld8 r9=[r31],TF_R_R1-TF_R_R9 // restore r9, skip to r1
nop.i 0
;;
} { .mmi
ld8 r8=[r30],TF_B-TF_R_R8 // restore r8, skip to b0
ld8 r1=[r31],TF_AR_FPSR-TF_R_R1 // restore r1, skip to ar.fpsr
nop.i 0
;;
} { .mmi
ld8 r16=[r30],-32 // restore b0, skip to ar.ccv
ld8 r17=[r31],-16 // restore ar.fpsr, skip to ar.unat
nop.i 0
;;
} { .mmi
ld8 r18=[r30],-16 // restore ar.ccv, skip to ndirty
ld8 r19=[r31],-16 // restore ar.unat, skip to ar.rnat
mov b0=r16
;;
} { .mmi
ld8 r20=[r30],-16 // restore ndirty, skip to ar.bspstore
ld8 r21=[r31],-16 // restore ar.rnat, skip to cr.ifs
nop.i 0
;;
} { .mmi
ld8 r16=[r30],-16 // restore ar.bspstore, skip to ar.pfs
mov ar.fpsr=r17
shl r20=r20,16 // value for ar.rsc
;;
} { .mmi
ld8 r22=[r31],-16 // restore cr.ifs, skip to ar.rsc
mov.m ar.ccv=r18
nop.i 0
;;
} { .mmi
ld8 r17=[r30],-16 // restore ar.pfs, skip to pr
mov.m ar.unat=r19
nop.i 0
;;
} { .mmi
ld8 r18=[r31],-32 // restore ar.rsc, skip to cr.ipsr
mov.m ar.rsc=r20 // setup for loadrs
nop.i 0
;;
} { .mmi
loadrs // restore user stacked registers
;;
mov.m ar.bspstore=r16 // back to user backing store
mov.i ar.pfs=r17
;;
} { .mmi
mov.m ar.rnat=r21
mov.m ar.rsc=r18
nop.i 0
;;
} { .mmi
ld8 r16=[r30],-32 // restore pr, skip to cr.iip
ld8 r17=[r31] // restore cr.ipsr
nop.i 0
;;
} { .mmi
ld8 r18=[r30] // restore cr.iip
mov cr.ifs=r22
nop.i 0
;;
} { .mmi
mov cr.iip=r18
mov cr.ipsr=r17
mov pr=r16,0x1ffff
;;
} { .bbb
rfi
}
// This is done as a function call to make sure that we only
// have output registers in the register frame. It also gives
// us a chance to use alloc to round up to 8 arguments for
// simplicity.
//
// We are still running in physical mode with psr.ic==0 because
// we haven't yet covered the user's register frame to get a
// value for cr.ifs
Lsaveargs:
{ .mii
alloc r14=ar.pfs,0,0,8,0 // round up to 8 outputs
extr.u r31=sp,0,61 // physical address
;;
add r30=8,r31
;;
} { .mmi
st8 [r31]=r32,16
st8 [r30]=r33,16
;;
} { .mmi
st8 [r31]=r34,16
st8 [r30]=r35,16
;;
} { .mmi
st8 [r31]=r36,16
st8 [r30]=r37,16
;;
} { .mmb
st8 [r31]=r38
st8 [r30]=r39
br.ret.sptk.many b0
}
.global do_syscall_end
do_syscall_end:
END(do_syscall)
|