aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/GlobalISel/add-scalar.ll
blob: 85db1c0e7e7a27009b7d2671da8cd6773051b348 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=x86_64-linux-gnu -global-isel < %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=X64
; RUN: llc -mtriple=i386-linux-gnu   -global-isel < %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=X32

define i64 @test_add_i64(i64 %arg1, i64 %arg2) {
; X64-LABEL: test_add_i64:
; X64:       # BB#0:
; X64-NEXT:    leaq (%rsi,%rdi), %rax
; X64-NEXT:    retq
;
; X32-LABEL: test_add_i64:
; X32:       # BB#0:
; X32-NEXT:    pushl %ebp
; X32-NEXT:  .Lcfi0:
; X32-NEXT:    .cfi_def_cfa_offset 8
; X32-NEXT:  .Lcfi1:
; X32-NEXT:    .cfi_offset %ebp, -8
; X32-NEXT:    movl %esp, %ebp
; X32-NEXT:  .Lcfi2:
; X32-NEXT:    .cfi_def_cfa_register %ebp
; X32-NEXT:    pushl %esi
; X32-NEXT:  .Lcfi3:
; X32-NEXT:    .cfi_offset %esi, -12
; X32-NEXT:    leal 8(%ebp), %ecx
; X32-NEXT:    leal 12(%ebp), %esi
; X32-NEXT:    leal 16(%ebp), %eax
; X32-NEXT:    movl (%eax), %eax
; X32-NEXT:    leal 20(%ebp), %edx
; X32-NEXT:    movl (%edx), %edx
; X32-NEXT:    addl (%ecx), %eax
; X32-NEXT:    adcl (%esi), %edx
; X32-NEXT:    popl %esi
; X32-NEXT:    popl %ebp
; X32-NEXT:    retl
  %ret = add i64 %arg1, %arg2
  ret i64 %ret
}

define i32 @test_add_i32(i32 %arg1, i32 %arg2) {
; X64-LABEL: test_add_i32:
; X64:       # BB#0:
; X64-NEXT:    # kill: %EDI<def> %EDI<kill> %RDI<def>
; X64-NEXT:    # kill: %ESI<def> %ESI<kill> %RSI<def>
; X64-NEXT:    leal (%rsi,%rdi), %eax
; X64-NEXT:    retq
;
; X32-LABEL: test_add_i32:
; X32:       # BB#0:
; X32-NEXT:    leal 4(%esp), %ecx
; X32-NEXT:    leal 8(%esp), %eax
; X32-NEXT:    movl (%eax), %eax
; X32-NEXT:    addl (%ecx), %eax
; X32-NEXT:    retl
  %ret = add i32 %arg1, %arg2
  ret i32 %ret
}

define i16 @test_add_i16(i16 %arg1, i16 %arg2) {
; X64-LABEL: test_add_i16:
; X64:       # BB#0:
; X64-NEXT:    # kill: %DI<def> %DI<kill> %RDI<def>
; X64-NEXT:    # kill: %SI<def> %SI<kill> %RSI<def>
; X64-NEXT:    leal (%rsi,%rdi), %eax
; X64-NEXT:    # kill: %AX<def> %AX<kill> %EAX<kill>
; X64-NEXT:    retq
;
; X32-LABEL: test_add_i16:
; X32:       # BB#0:
; X32-NEXT:    leal 4(%esp), %ecx
; X32-NEXT:    leal 8(%esp), %eax
; X32-NEXT:    movzwl (%eax), %eax
; X32-NEXT:    addw (%ecx), %ax
; X32-NEXT:    retl
  %ret = add i16 %arg1, %arg2
  ret i16 %ret
}

define i8 @test_add_i8(i8 %arg1, i8 %arg2) {
; X64-LABEL: test_add_i8:
; X64:       # BB#0:
; X64-NEXT:    addb %dil, %sil
; X64-NEXT:    movl %esi, %eax
; X64-NEXT:    retq
;
; X32-LABEL: test_add_i8:
; X32:       # BB#0:
; X32-NEXT:    leal 4(%esp), %ecx
; X32-NEXT:    leal 8(%esp), %eax
; X32-NEXT:    movb (%eax), %al
; X32-NEXT:    addb (%ecx), %al
; X32-NEXT:    retl
  %ret = add i8 %arg1, %arg2
  ret i8 %ret
}