aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/bswap-inline-asm.ll
blob: d69bfa6e7eb710680237103548c8a33780536c73 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
; RUN: llc < %s -mtriple=x86_64-apple-darwin | FileCheck -check-prefix CHK %s
; RUN: llc < %s -mtriple=x86_64-apple-darwin | FileCheck %s

; CHK-NOT: InlineAsm

; CHECK: foo:
; CHECK: bswapq
define i64 @foo(i64 %x) nounwind {
	%asmtmp = tail call i64 asm "bswap $0", "=r,0,~{dirflag},~{fpsr},~{flags}"(i64 %x) nounwind
	ret i64 %asmtmp
}

; CHECK: bar:
; CHECK: bswapq
define i64 @bar(i64 %x) nounwind {
	%asmtmp = tail call i64 asm "bswapq ${0:q}", "=r,0,~{dirflag},~{fpsr},~{flags}"(i64 %x) nounwind
	ret i64 %asmtmp
}

; CHECK: pen:
; CHECK: bswapl
define i32 @pen(i32 %x) nounwind {
	%asmtmp = tail call i32 asm "bswapl ${0:q}", "=r,0,~{dirflag},~{fpsr},~{flags}"(i32 %x) nounwind
	ret i32 %asmtmp
}

; CHECK: s16:
; CHECK: rolw    $8,
define zeroext i16 @s16(i16 zeroext %x) nounwind {
  %asmtmp = tail call i16 asm "rorw $$8, ${0:w}", "=r,0,~{dirflag},~{fpsr},~{flags},~{cc}"(i16 %x) nounwind
  ret i16 %asmtmp
}

; CHECK: t16:
; CHECK: rolw    $8,
define zeroext i16 @t16(i16 zeroext %x) nounwind {
  %asmtmp = tail call i16 asm "rorw $$8, ${0:w}", "=r,0,~{cc},~{dirflag},~{fpsr},~{flags}"(i16 %x) nounwind
  ret i16 %asmtmp
}

; CHECK: u16:
; CHECK: rolw    $8,
define zeroext i16 @u16(i16 zeroext %x) nounwind {
  %asmtmp = tail call i16 asm "rolw $$8, ${0:w}", "=r,0,~{dirflag},~{fpsr},~{flags},~{cc}"(i16 %x) nounwind
  ret i16 %asmtmp
}

; CHECK: v16:
; CHECK: rolw    $8,
define zeroext i16 @v16(i16 zeroext %x) nounwind {
  %asmtmp = tail call i16 asm "rolw $$8, ${0:w}", "=r,0,~{cc},~{dirflag},~{fpsr},~{flags}"(i16 %x) nounwind
  ret i16 %asmtmp
}

; CHECK: s32:
; CHECK: bswapl
define i32 @s32(i32 %x) nounwind {
  %asmtmp = tail call i32 asm "bswap $0", "=r,0,~{dirflag},~{fpsr},~{flags}"(i32 %x) nounwind
  ret i32 %asmtmp
}

; CHECK: t32:
; CHECK: bswapl
define i32 @t32(i32 %x) nounwind {
  %asmtmp = tail call i32 asm "bswap $0", "=r,0,~{dirflag},~{flags},~{fpsr}"(i32 %x) nounwind
  ret i32 %asmtmp
}

; CHECK: u32:
; CHECK: bswapl
define i32 @u32(i32 %x) nounwind {
  %asmtmp = tail call i32 asm "rorw $$8, ${0:w};rorl $$16, $0;rorw $$8, ${0:w}", "=r,0,~{cc},~{dirflag},~{flags},~{fpsr}"(i32 %x) nounwind
  ret i32 %asmtmp
}

; CHECK: s64:
; CHECK: bswapq
define i64 @s64(i64 %x) nounwind {
  %asmtmp = tail call i64 asm "bswap ${0:q}", "=r,0,~{dirflag},~{fpsr},~{flags}"(i64 %x) nounwind
  ret i64 %asmtmp
}

; CHECK: t64:
; CHECK: bswapq
define i64 @t64(i64 %x) nounwind {
  %asmtmp = tail call i64 asm "bswap ${0:q}", "=r,0,~{fpsr},~{dirflag},~{flags}"(i64 %x) nounwind
  ret i64 %asmtmp
}