1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
# -*- Python -*-
# Configuration file for the 'lit' test runner.
def getRoot(config):
if not config.parent:
return config
return getRoot(config.parent)
root = getRoot(config)
# testFormat: The test format to use to interpret tests.
target_obj_root = root.llvm_obj_root
cxxflags = ['-D__STDC_LIMIT_MACROS',
'-D__STDC_CONSTANT_MACROS',
'-I%s/include' % root.llvm_src_root,
'-I%s/include' % root.llvm_obj_root,
'-I%s/lib/Target/Alpha' % root.llvm_src_root,
'-I%s/lib/Target/ARM' % root.llvm_src_root,
'-I%s/lib/Target/Blackfin' % root.llvm_src_root,
'-I%s/lib/Target/CellSPU' % root.llvm_src_root,
'-I%s/lib/Target/Mips' % root.llvm_src_root,
'-I%s/lib/Target/MSP430' % root.llvm_src_root,
'-I%s/lib/Target/PIC16' % root.llvm_src_root,
'-I%s/lib/Target/PowerPC' % root.llvm_src_root,
'-I%s/lib/Target/Sparc' % root.llvm_src_root,
'-I%s/lib/Target/SystemZ' % root.llvm_src_root,
'-I%s/lib/Target/X86' % root.llvm_src_root,
'-I%s/lib/Target/XCore' % root.llvm_src_root,
'-I%s/lib/Target/Alpha' % target_obj_root,
'-I%s/lib/Target/ARM' % target_obj_root,
'-I%s/lib/Target/Blackfin' % target_obj_root,
'-I%s/lib/Target/CellSPU' % target_obj_root,
'-I%s/lib/Target/Mips' % target_obj_root,
'-I%s/lib/Target/MSP430' % target_obj_root,
'-I%s/lib/Target/PIC16' % target_obj_root,
'-I%s/lib/Target/PowerPC' % target_obj_root,
'-I%s/lib/Target/Sparc' % target_obj_root,
'-I%s/lib/Target/SystemZ' % target_obj_root,
'-I%s/lib/Target/X86' % target_obj_root,
'-I%s/lib/Target/XCore' % target_obj_root];
config.test_format = \
lit.formats.OneCommandPerFileTest(command=[root.clang,
'-fsyntax-only'] + cxxflags,
dir='%s/lib' % root.llvm_src_root,
recursive=True,
pattern='^(.*\\.cpp)$')
|
