index
:
ports
2014Q1
2014Q2
2014Q3
2014Q4
2015Q1
2015Q2
2015Q3
2015Q4
2016Q1
2016Q2
2016Q3
2016Q4
2017Q1
2017Q2
2017Q3
2017Q4
2018Q1
2018Q2
2018Q3
2018Q4
2019Q1
2019Q2
2019Q3
2019Q4
2020Q1
2020Q2
2020Q3
2020Q4
2021Q1
2021Q2
2021Q3
2021Q4
2022Q1
2022Q2
2022Q3
2022Q4
2023Q1
2023Q2
2023Q3
2023Q4
2024Q1
2024Q2
2024Q3
2024Q4
main
FreeBSD ports tree
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cad
/
iverilog
Commit message (
Expand
)
Author
Age
Files
Lines
*
- Update to version 20040220
Kirill Ponomarev
2004-03-18
2
-4
/
+4
*
Bump PORTREVISION on all ports that depend on gettext to aid with upgrading.
Joe Marcus Clarke
2004-02-04
1
-0
/
+1
*
Unbreak on 4.x.
Mark Linimon
2004-01-30
2
-7
/
+26
*
Update to 20031202 snapshot. Summary of changes listed on
Mark Linimon
2003-12-17
3
-8
/
+20
*
Mark as broken while we muddle through the compile problem with
Mark Linimon
2003-11-20
1
-0
/
+2
*
Maintainer Update to latest snapshot. Changes: add AMD64 support
Mark Linimon
2003-10-27
3
-5
/
+4
*
Maintainer update to snapshot version. In addition to fixing the port
Mark Linimon
2003-10-17
2
-4
/
+6
*
Partial fix for builds with gcc 3.3. This still blows up later on.
Kris Kennaway
2003-07-18
1
-0
/
+10
*
Change the Maintainer to someone who uses this port more than I do.
Michael C . Wu
2003-05-19
1
-1
/
+1
*
Fix MAN. This commit completes changes submitted in the PR. I made
Will Andrews
2003-05-17
1
-4
/
+3
*
Fix this port and remove BROKEN.
Will Andrews
2003-05-16
2
-18
/
+4
*
BROKEN: Does not install
Kris Kennaway
2003-05-06
1
-0
/
+2
*
Clear moonlight beckons.
Ade Lovett
2003-03-07
2
-1
/
+1
*
Update to iverilog 0.7
Michael C . Wu
2003-01-31
6
-43
/
+8
*
Fix build with bison 1.75.
Joe Marcus Clarke
2002-12-02
3
-0
/
+41
*
Add missing files
Kris Kennaway
2002-09-19
2
-1
/
+5
*
Update to 0.6 after my long absence
Michael C . Wu
2002-03-04
2
-2
/
+2
*
pass maintainership to keichii
Ying-Chieh Liao
2001-05-18
1
-1
/
+1
*
forgot bison dependence
Ying-Chieh Liao
2001-02-22
1
-0
/
+1
*
add iverilog, a Verilog simulation and synthesis tool
Ying-Chieh Liao
2001-02-13
5
-0
/
+59