aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKonstantin Belousov <kib@FreeBSD.org>2010-10-05 15:31:56 +0000
committerKonstantin Belousov <kib@FreeBSD.org>2010-10-05 15:31:56 +0000
commit3f506a78ced7af0e7a3a085d6cd37ce62bf5f68c (patch)
treec6a00ae3b5c360b20e01b2a2a7cdaa41e4ff4310
parent2cf6dafa3e95460a262162a9252fc6c7578a739b (diff)
downloadsrc-3f506a78ced7af0e7a3a085d6cd37ce62bf5f68c.tar.gz
src-3f506a78ced7af0e7a3a085d6cd37ce62bf5f68c.zip
Display PCID capability of CPU and add CPUID define for it.
MFC after: 1 week
Notes
Notes: svn path=/head/; revision=213452
-rw-r--r--sys/amd64/amd64/identcpu.c2
-rw-r--r--sys/amd64/include/specialreg.h1
-rw-r--r--sys/i386/i386/identcpu.c2
-rw-r--r--sys/i386/include/specialreg.h1
4 files changed, 4 insertions, 2 deletions
diff --git a/sys/amd64/amd64/identcpu.c b/sys/amd64/amd64/identcpu.c
index b188c97643b5..7e4319e79b36 100644
--- a/sys/amd64/amd64/identcpu.c
+++ b/sys/amd64/amd64/identcpu.c
@@ -278,7 +278,7 @@ printcpuinfo(void)
"\017xTPR" /* Send Task Priority Messages*/
"\020PDCM" /* Perf/Debug Capability MSR */
"\021<b16>"
- "\022<b17>"
+ "\022PCID" /* Process-context Identifiers */
"\023DCA" /* Direct Cache Access */
"\024SSE4.1"
"\025SSE4.2"
diff --git a/sys/amd64/include/specialreg.h b/sys/amd64/include/specialreg.h
index 4af459423be6..4fb92cba1440 100644
--- a/sys/amd64/include/specialreg.h
+++ b/sys/amd64/include/specialreg.h
@@ -126,6 +126,7 @@
#define CPUID2_CX16 0x00002000
#define CPUID2_XTPR 0x00004000
#define CPUID2_PDCM 0x00008000
+#define CPUID2_PCID 0x00020000
#define CPUID2_DCA 0x00040000
#define CPUID2_SSE41 0x00080000
#define CPUID2_SSE42 0x00100000
diff --git a/sys/i386/i386/identcpu.c b/sys/i386/i386/identcpu.c
index 486824e72d91..010a29fa0367 100644
--- a/sys/i386/i386/identcpu.c
+++ b/sys/i386/i386/identcpu.c
@@ -742,7 +742,7 @@ printcpuinfo(void)
"\017xTPR" /* Send Task Priority Messages*/
"\020PDCM" /* Perf/Debug Capability MSR */
"\021<b16>"
- "\022<b17>"
+ "\022PCID" /* Process-context Identifiers */
"\023DCA" /* Direct Cache Access */
"\024SSE4.1"
"\025SSE4.2"
diff --git a/sys/i386/include/specialreg.h b/sys/i386/include/specialreg.h
index 3dd71385f880..823f2ec31f37 100644
--- a/sys/i386/include/specialreg.h
+++ b/sys/i386/include/specialreg.h
@@ -123,6 +123,7 @@
#define CPUID2_CX16 0x00002000
#define CPUID2_XTPR 0x00004000
#define CPUID2_PDCM 0x00008000
+#define CPUID2_PCID 0x00020000
#define CPUID2_DCA 0x00040000
#define CPUID2_SSE41 0x00080000
#define CPUID2_SSE42 0x00100000