diff options
| author | Marcel Moolenaar <marcel@FreeBSD.org> | 2015-08-13 14:50:11 +0000 |
|---|---|---|
| committer | Marcel Moolenaar <marcel@FreeBSD.org> | 2015-08-13 14:50:11 +0000 |
| commit | 5b44efcf47b900e2f6383114a141f522ac7cb675 (patch) | |
| tree | 4c195ba75a70279d04ebc2467b9619721edec8dc | |
| parent | ca64e4807e8c10227adccf27bc28f03dee2014d1 (diff) | |
| download | src-5b44efcf47b900e2f6383114a141f522ac7cb675.tar.gz src-5b44efcf47b900e2f6383114a141f522ac7cb675.zip | |
The Broadcom BCM56060 chip has a Cortex-A9R4 core.
Submitted by: Steve Kiernan <stevek@juniper.net>
Reviewed by: imp@
Differential Revision: https://reviews.freebsd.org/D3357
Notes
Notes:
svn path=/head/; revision=286725
| -rw-r--r-- | sys/arm/arm/cpufunc.c | 1 | ||||
| -rw-r--r-- | sys/arm/arm/identcpu.c | 2 | ||||
| -rw-r--r-- | sys/arm/include/armreg.h | 1 |
3 files changed, 4 insertions, 0 deletions
diff --git a/sys/arm/arm/cpufunc.c b/sys/arm/arm/cpufunc.c index 0b589ed2a1a1..fea0581a381f 100644 --- a/sys/arm/arm/cpufunc.c +++ b/sys/arm/arm/cpufunc.c @@ -904,6 +904,7 @@ set_cpufuncs() cputype == CPU_ID_CORTEXA9R1 || cputype == CPU_ID_CORTEXA9R2 || cputype == CPU_ID_CORTEXA9R3 || + cputype == CPU_ID_CORTEXA9R4 || cputype == CPU_ID_CORTEXA12R0 || cputype == CPU_ID_CORTEXA15R0 || cputype == CPU_ID_CORTEXA15R1 || diff --git a/sys/arm/arm/identcpu.c b/sys/arm/arm/identcpu.c index 75bf08cde618..be1393b1a17d 100644 --- a/sys/arm/arm/identcpu.c +++ b/sys/arm/arm/identcpu.c @@ -185,6 +185,8 @@ const struct cpuidtab cpuids[] = { generic_steppings }, { CPU_ID_CORTEXA9R3, CPU_CLASS_CORTEXA, "Cortex A9-r3", generic_steppings }, + { CPU_ID_CORTEXA9R4, CPU_CLASS_CORTEXA, "Cortex A9-r4", + generic_steppings }, { CPU_ID_CORTEXA12R0, CPU_CLASS_CORTEXA, "Cortex A12-r0", generic_steppings }, { CPU_ID_CORTEXA15R0, CPU_CLASS_CORTEXA, "Cortex A15-r0", diff --git a/sys/arm/include/armreg.h b/sys/arm/include/armreg.h index 935870373f79..a300ddfb9b31 100644 --- a/sys/arm/include/armreg.h +++ b/sys/arm/include/armreg.h @@ -133,6 +133,7 @@ #define CPU_ID_CORTEXA9R1 0x411fc090 #define CPU_ID_CORTEXA9R2 0x412fc090 #define CPU_ID_CORTEXA9R3 0x413fc090 +#define CPU_ID_CORTEXA9R4 0x414fc090 #define CPU_ID_CORTEXA12R0 0x410fc0d0 #define CPU_ID_CORTEXA15R0 0x410fc0f0 #define CPU_ID_CORTEXA15R1 0x411fc0f0 |