aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/filemon
diff options
context:
space:
mode:
authorJustin Hibbits <jhibbits@FreeBSD.org>2016-02-27 20:39:36 +0000
committerJustin Hibbits <jhibbits@FreeBSD.org>2016-02-27 20:39:36 +0000
commit0f7aeab0e7b46c386f80765e30ac59ffb08fdd67 (patch)
treed928d1f765dac476468ab1e3f1a45dd369f96ede /sys/dev/filemon
parentf7dc5935d36430779d3daa77f0c12659141a2790 (diff)
downloadsrc-0f7aeab0e7b46c386f80765e30ac59ffb08fdd67.tar.gz
src-0f7aeab0e7b46c386f80765e30ac59ffb08fdd67.zip
Implement pmap_change_attr() for PowerPC (Book-E only for now)
Summary: Some drivers need special memory requirements. X86 solves this with a pmap_change_attr() API, which DRM uses for changing the mapping of the GART and other memory regions. Implement the same function for PowerPC. AIM currently does not need this, but will in the future for DRM, so a default is added for that, for business as usual. Book-E has some drivers coming down that do require non-default memory coherency. In this case, the Datapath Acceleration Architecture (DPAA) based ethernet controller has 2 regions for the buffer portals: cache-inhibited, and cache-enabled. By default, device memory is cache-inhibited. If the cache-enabled memory regions are mapped cache-inhibited, an alignment exception is thrown on access. Test Plan: Tested with a new driver to be added after this (DPAA dTSEC ethernet driver). No alignment exceptions thrown, driver works as expected with this. Reviewed By: nwhitehorn Sponsored by: Alex Perez/Inertial Computing Differential Revision: https://reviews.freebsd.org/D5471
Notes
Notes: svn path=/head/; revision=296142
Diffstat (limited to 'sys/dev/filemon')
0 files changed, 0 insertions, 0 deletions