diff options
| author | Brandon Bergren <bdragon@FreeBSD.org> | 2020-09-23 00:32:50 +0000 |
|---|---|---|
| committer | Brandon Bergren <bdragon@FreeBSD.org> | 2020-09-23 00:32:50 +0000 |
| commit | c16359cf66897b7088b505af2f7db219700e8d39 (patch) | |
| tree | 9c8d697c869302291bb25fab0d95517392b3492d /sys/powerpc | |
| parent | dadfbc2e604e636760ab4f1367ebc446a2ca51c2 (diff) | |
| download | src-c16359cf66897b7088b505af2f7db219700e8d39.tar.gz src-c16359cf66897b7088b505af2f7db219700e8d39.zip | |
[PowerPC64LE] powernv ILE setup code.
When running without a hypervisor, we need to set the ILE bit in the LPCR
ourselves.
For the boot processor, handle it in powernv_attach() like we do for other
LPCR bits.
No change for the APs, as they will use the lpcr global to set up their own
LPCR when they do their own cpudep_ap_early_bootstrap() and pick up this
automatically.
Sponsored by: Tag1 Consulting, Inc.
Notes
Notes:
svn path=/head/; revision=366041
Diffstat (limited to 'sys/powerpc')
| -rw-r--r-- | sys/powerpc/include/spr.h | 1 | ||||
| -rw-r--r-- | sys/powerpc/powernv/platform_powernv.c | 4 |
2 files changed, 5 insertions, 0 deletions
diff --git a/sys/powerpc/include/spr.h b/sys/powerpc/include/spr.h index 4830a43ec457..f97b37bc72a3 100644 --- a/sys/powerpc/include/spr.h +++ b/sys/powerpc/include/spr.h @@ -292,6 +292,7 @@ #define SPR_LPCR 0x13e /* .6. Logical Partitioning Control */ #define LPCR_LPES 0x008 /* Bit 60 */ #define LPCR_HVICE 0x002 /* Hypervisor Virtualization Interrupt (Arch 3.0) */ +#define LPCR_ILE (1ULL << 25) /* Interrupt Little-Endian (ISA 2.07) */ #define LPCR_UPRT (1ULL << 22) /* Use Process Table (ISA 3) */ #define LPCR_HR (1ULL << 20) /* Host Radix mode */ #define LPCR_PECE_DRBL (1ULL << 16) /* Directed Privileged Doorbell */ diff --git a/sys/powerpc/powernv/platform_powernv.c b/sys/powerpc/powernv/platform_powernv.c index c9f10c6e9cbc..569ad6d9359e 100644 --- a/sys/powerpc/powernv/platform_powernv.c +++ b/sys/powerpc/powernv/platform_powernv.c @@ -174,6 +174,10 @@ powernv_attach(platform_t plat) if (cpu_features2 & PPC_FEATURE2_ARCH_3_00) lpcr |= LPCR_HVICE; +#if BYTE_ORDER == LITTLE_ENDIAN + lpcr |= LPCR_ILE; +#endif + mtspr(SPR_LPCR, lpcr); isync(); |