diff options
| author | KATO Takenori <kato@FreeBSD.org> | 1998-03-04 11:39:16 +0000 |
|---|---|---|
| committer | KATO Takenori <kato@FreeBSD.org> | 1998-03-04 11:39:16 +0000 |
| commit | 3a94cb7f7d5fc41c10f2c12d7016acbd07e33ca4 (patch) | |
| tree | 451145c82c180a69bbc541a2cda7c6f9cbd5199b /sys | |
| parent | 917e476dad16ee2bb972f70adede8bd9693aca13 (diff) | |
| download | src-3a94cb7f7d5fc41c10f2c12d7016acbd07e33ca4.tar.gz src-3a94cb7f7d5fc41c10f2c12d7016acbd07e33ca4.zip | |
Defined CCR6 and CCR7 (configuration registers of M2 CPU.)
Notes
Notes:
svn path=/head/; revision=34031
Diffstat (limited to 'sys')
| -rw-r--r-- | sys/amd64/include/specialreg.h | 6 | ||||
| -rw-r--r-- | sys/i386/include/specialreg.h | 6 |
2 files changed, 10 insertions, 2 deletions
diff --git a/sys/amd64/include/specialreg.h b/sys/amd64/include/specialreg.h index 2aa128602e90..c09e51afcf7d 100644 --- a/sys/amd64/include/specialreg.h +++ b/sys/amd64/include/specialreg.h @@ -31,7 +31,7 @@ * SUCH DAMAGE. * * from: @(#)specialreg.h 7.1 (Berkeley) 5/9/91 - * $Id: specialreg.h,v 1.13 1997/03/22 18:53:11 kato Exp $ + * $Id: specialreg.h,v 1.14 1997/07/21 17:53:51 fsmp Exp $ */ #ifndef _MACHINE_SPECIALREG_H_ @@ -151,6 +151,10 @@ #define CCR5_LBR1 0x10 /* Local bus region 1 */ #define CCR5_ARREN 0x20 /* Enables ARR region */ +#define CCR6 0xea + +#define CCR7 0xeb + /* Performance Control Register (5x86 only). */ #define PCR0 0x20 #define PCR0_RSTK 0x01 /* Enables return stack */ diff --git a/sys/i386/include/specialreg.h b/sys/i386/include/specialreg.h index 2aa128602e90..c09e51afcf7d 100644 --- a/sys/i386/include/specialreg.h +++ b/sys/i386/include/specialreg.h @@ -31,7 +31,7 @@ * SUCH DAMAGE. * * from: @(#)specialreg.h 7.1 (Berkeley) 5/9/91 - * $Id: specialreg.h,v 1.13 1997/03/22 18:53:11 kato Exp $ + * $Id: specialreg.h,v 1.14 1997/07/21 17:53:51 fsmp Exp $ */ #ifndef _MACHINE_SPECIALREG_H_ @@ -151,6 +151,10 @@ #define CCR5_LBR1 0x10 /* Local bus region 1 */ #define CCR5_ARREN 0x20 /* Enables ARR region */ +#define CCR6 0xea + +#define CCR7 0xeb + /* Performance Control Register (5x86 only). */ #define PCR0 0x20 #define PCR0_RSTK 0x01 /* Enables return stack */ |