1 files changed, 0 insertions, 153 deletions
diff --git a/test/CodeGen/AMDGPU/fneg-fabs.f16.ll b/test/CodeGen/AMDGPU/fneg-fabs.f16.ll
deleted file mode 100644
index 555764c15519..000000000000
--- a/test/CodeGen/AMDGPU/fneg-fabs.f16.ll
+++ /dev/null
@@ -1,153 +0,0 @@
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=kaveri -verify-machineinstrs < %s | FileCheck -check-prefix=CI -check-prefix=GCN -check-prefix=CIVI %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=VI -check-prefix=GFX89 -check-prefix=GCN -check-prefix=CIVI %s
-; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=gfx901 -verify-machineinstrs < %s | FileCheck -check-prefix=GFX89 -check-prefix=GFX9 -check-prefix=GCN %s
-
-; GCN-LABEL: {{^}}fneg_fabs_fadd_f16:
-; CI: v_cvt_f32_f16_e32
-; CI: v_cvt_f32_f16_e64 [[CVT_ABS_X:v[0-9]+]], |v{{[0-9]+}}|
-; CI: v_subrev_f32_e32 v{{[0-9]+}}, [[CVT_ABS_X]], v{{[0-9]+}}
-
-; GFX89-NOT: _and
-; GFX89: v_sub_f16_e64 {{v[0-9]+}}, {{v[0-9]+}}, |{{v[0-9]+}}|
-define amdgpu_kernel void @fneg_fabs_fadd_f16(half addrspace(1)* %out, half %x, half %y) {
-  %fabs = call half @llvm.fabs.f16(half %x)
-  %fsub = fsub half -0.0, %fabs
-  %fadd = fadd half %y, %fsub
-  store half %fadd, half addrspace(1)* %out, align 2
-  ret void
-}
-
-; GCN-LABEL: {{^}}fneg_fabs_fmul_f16:
-; CI-DAG: v_cvt_f32_f16_e32
-; CI-DAG: v_cvt_f32_f16_e64 [[CVT_NEG_ABS_X:v[0-9]+]], -|{{v[0-9]+}}|
-; CI: v_mul_f32_e32 {{v[0-9]+}}, [[CVT_NEG_ABS_X]], {{v[0-9]+}}
-; CI: v_cvt_f16_f32_e32
-
-; GFX89-NOT: _and
-; GFX89: v_mul_f16_e64 [[MUL:v[0-9]+]], {{v[0-9]+}}, -|{{v[0-9]+}}|
-; GFX89-NOT: [[MUL]]
-; GFX89: flat_store_short v{{\[[0-9]+:[0-9]+\]}}, [[MUL]]
-define amdgpu_kernel void @fneg_fabs_fmul_f16(half addrspace(1)* %out, half %x, half %y) {
-  %fabs = call half @llvm.fabs.f16(half %x)
-  %fsub = fsub half -0.0, %fabs
-  %fmul = fmul half %y, %fsub
-  store half %fmul, half addrspace(1)* %out, align 2
-  ret void
-}
-
-; DAGCombiner will transform:
-; (fabs (f16 bitcast (i16 a))) => (f16 bitcast (and (i16 a), 0x7FFFFFFF))
-; unless isFabsFree returns true
-
-; GCN-LABEL: {{^}}fneg_fabs_free_f16:
-; GCN: v_or_b32_e32 v{{[0-9]+}}, 0x8000, v{{[0-9]+}}
-define amdgpu_kernel void @fneg_fabs_free_f16(half addrspace(1)* %out, i16 %in) {
-  %bc = bitcast i16 %in to half
-  %fabs = call half @llvm.fabs.f16(half %bc)
-  %fsub = fsub half -0.0, %fabs
-  store half %fsub, half addrspace(1)* %out
-  ret void
-}
-
-; GCN-LABEL: {{^}}fneg_fabs_f16:
-; GCN: v_or_b32_e32 v{{[0-9]+}}, 0x8000, v{{[0-9]+}}
-define amdgpu_kernel void @fneg_fabs_f16(half addrspace(1)* %out, half %in) {
-  %fabs = call half @llvm.fabs.f16(half %in)
-  %fsub = fsub half -0.0, %fabs
-  store half %fsub, half addrspace(1)* %out, align 2
-  ret void
-}
-
-; GCN-LABEL: {{^}}v_fneg_fabs_f16:
-; GCN: v_or_b32_e32 v{{[0-9]+}}, 0x8000, v{{[0-9]+}}
-define amdgpu_kernel void @v_fneg_fabs_f16(half addrspace(1)* %out, half addrspace(1)* %in) {
-  %val = load half, half addrspace(1)* %in, align 2
-  %fabs = call half @llvm.fabs.f16(half %val)
-  %fsub = fsub half -0.0, %fabs
-  store half %fsub, half addrspace(1)* %out, align 2
-  ret void
-}
-
-; FIXME: single bit op
-; GCN-LABEL: {{^}}s_fneg_fabs_v2f16:
-; CIVI: s_mov_b32 [[MASK:s[0-9]+]], 0x8000{{$}}
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-; CIVI: flat_store_dword
-
-; GFX9: s_or_b32 s{{[0-9]+}}, 0x80008000, s{{[0-9]+}}
-define amdgpu_kernel void @s_fneg_fabs_v2f16(<2 x half> addrspace(1)* %out, <2 x half> %in) {
-  %fabs = call <2 x half> @llvm.fabs.v2f16(<2 x half> %in)
-  %fneg.fabs = fsub <2 x half> <half -0.0, half -0.0>, %fabs
-  store <2 x half> %fneg.fabs, <2 x half> addrspace(1)* %out
-  ret void
-}
-
-; GCN-LABEL: {{^}}fneg_fabs_v4f16:
-; CIVI: s_mov_b32 [[MASK:s[0-9]+]], 0x8000{{$}}
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-; CIVI: v_or_b32_e32 v{{[0-9]+}}, [[MASK]],
-
-; GFX9: s_mov_b32 [[MASK:s[0-9]+]], 0x80008000
-; GFX9: s_or_b32 s{{[0-9]+}}, [[MASK]], s{{[0-9]+}}
-; GFX9: s_or_b32 s{{[0-9]+}}, [[MASK]], s{{[0-9]+}}
-
-; GCN: flat_store_dwordx2
-define amdgpu_kernel void @fneg_fabs_v4f16(<4 x half> addrspace(1)* %out, <4 x half> %in) {
-  %fabs = call <4 x half> @llvm.fabs.v4f16(<4 x half> %in)
-  %fsub = fsub <4 x half> <half -0.0, half -0.0, half -0.0, half -0.0>, %fabs
-  store <4 x half> %fsub, <4 x half> addrspace(1)* %out
-  ret void
-}
-
-; GCN-LABEL: {{^}}fold_user_fneg_fabs_v2f16:
-; CI: v_cvt_f32_f16_e64 v{{[0-9]+}}, -|v{{[0-9]+}}|
-; CI: v_cvt_f32_f16_e64 v{{[0-9]+}}, -|v{{[0-9]+}}|
-; CI: v_mul_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
-; CI: v_mul_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
-
-; VI: v_mul_f16_e64 v{{[0-9]+}}, -|v{{[0-9]+}}|, 4.0
-; VI: v_mul_f16_e64 v{{[0-9]+}}, -|v{{[0-9]+}}|, 4.0
-
-; GFX9: s_and_b32 [[ABS:s[0-9]+]], s{{[0-9]+}}, 0x7fff7fff
-; GFX9: v_pk_mul_f16 v{{[0-9]+}}, [[ABS]], 4.0 neg_lo:[1,0] neg_hi:[1,0]
-define amdgpu_kernel void @fold_user_fneg_fabs_v2f16(<2 x half> addrspace(1)* %out, <2 x half> %in) #0 {
-  %fabs = call <2 x half> @llvm.fabs.v2f16(<2 x half> %in)
-  %fneg.fabs = fsub <2 x half> <half -0.0, half -0.0>, %fabs
-  %mul = fmul <2 x half> %fneg.fabs, <half 4.0, half 4.0>
-  store <2 x half> %mul, <2 x half> addrspace(1)* %out
-  ret void
-}
-
-; GCN-LABEL: {{^}}s_fneg_multi_use_fabs_v2f16:
-; GFX9: s_and_b32 [[ABS:s[0-9]+]], s{{[0-9]+}}, 0x7fff7fff
-; GFX9: v_mov_b32_e32 [[VABS:v[0-9]+]], [[ABS]]
-; GFX9: v_xor_b32_e32 [[NEG:v[0-9]+]], 0x80008000, [[VABS]]
-define amdgpu_kernel void @s_fneg_multi_use_fabs_v2f16(<2 x half> addrspace(1)* %out0, <2 x half> addrspace(1)* %out1, <2 x half> %in) {
-  %fabs = call <2 x half> @llvm.fabs.v2f16(<2 x half> %in)
-  %fneg = fsub <2 x half> <half -0.0, half -0.0>, %fabs
-  store <2 x half> %fabs, <2 x half> addrspace(1)* %out0
-  store <2 x half> %fneg, <2 x half> addrspace(1)* %out1
-  ret void
-}
-
-; GCN-LABEL: {{^}}s_fneg_multi_use_fabs_foldable_neg_v2f16:
-; GFX9: s_and_b32 [[ABS:s[0-9]+]], s{{[0-9]+}}, 0x7fff7fff
-; GFX9: v_pk_mul_f16 v{{[0-9]+}}, [[ABS]], 4.0 neg_lo:[1,0] neg_hi:[1,0]
-define amdgpu_kernel void @s_fneg_multi_use_fabs_foldable_neg_v2f16(<2 x half> addrspace(1)* %out0, <2 x half> addrspace(1)* %out1, <2 x half> %in) {
-  %fabs = call <2 x half> @llvm.fabs.v2f16(<2 x half> %in)
-  %fneg = fsub <2 x half> <half -0.0, half -0.0>, %fabs
-  %mul = fmul <2 x half> %fneg, <half 4.0, half 4.0>
-  store <2 x half> %fabs, <2 x half> addrspace(1)* %out0
-  store <2 x half> %mul, <2 x half> addrspace(1)* %out1
-  ret void
-}
-
-declare half @llvm.fabs.f16(half) #1
-declare <2 x half> @llvm.fabs.v2f16(<2 x half>) #1
-declare <4 x half> @llvm.fabs.v4f16(<4 x half>) #1
-
-attributes #0 = { nounwind }
-attributes #1 = { nounwind readnone }