aboutsummaryrefslogtreecommitdiff
path: root/sys/amd64/vmm/x86.c
Commit message (Expand)AuthorAgeFilesLines
* Mark more nodes as CTLFLAG_MPSAFE or CTLFLAG_NEEDGIANT (4 of many)Pawel Biernacki2020-02-151-1/+2
* vmm: Add Hygon Dhyana support.Konstantin Belousov2020-02-131-4/+7
* Expose the MD_CLEAR capability used by Intel MDS mitigations to guests.John Baldwin2019-05-181-1/+1
* vmm(4): Pass through RDSEED feature bit to guestsConrad Meyer2019-05-081-0/+1
* vmm(4): Mask Spectre feature bits on AMD hostsConrad Meyer2019-01-181-0/+8
* vmm(4): Take steps towards multicore bhyve AMD supportConrad Meyer2019-01-161-37/+112
* Add the ability to control the CPU topology of created VMsRodney W. Grimes2018-04-081-16/+21
* sys/amd64: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-271-0/+2
* Hide the AMD MONITORX/MWAITX capability.Peter Grehan2017-03-161-0/+3
* Do a proper emulation of guest writes to MSR_EFER.Neel Natu2015-05-061-0/+31
* Don't advertise the Intel SMX capability to the guest.Neel Natu2015-05-021-1/+2
* Emulate machine check related MSRs to allow guest OSes like Windows to boot.Neel Natu2015-05-021-7/+10
* Don't require <sys/cpuset.h> to be always included before <machine/vmm.h>.Neel Natu2015-04-301-1/+0
* Advertise the MTRR feature via CPUID and emulate the minimal set of MTRR MSRs.Neel Natu2015-04-301-2/+1
* Report ARAT (APIC-Timer-always-running) feature for virtual CPU.Alexander Motin2015-03-161-0/+6
* Don't advertise the "OS visible workarounds" feature in cpuid.80000001H:ECX.Neel Natu2014-10-191-6/+23
* Don't advertise support for the NodeID MSR since bhyve doesn't emulate it.Neel Natu2014-10-181-0/+3
* Don't advertise the Instruction Based Sampling feature because it requiresNeel Natu2014-10-171-0/+5
* Hide extended PerfCtr MSRs on AMD processors by clearing bits 23, 24 and 28 inNeel Natu2014-10-171-0/+8
* Fix topology enumeration issues exposed by AMD Bulldozer Family 15h processor.Neel Natu2014-10-161-2/+24
* Actually hide the SVM capability by clearing CPUID.80000001H:ECX[bit 3]Neel Natu2014-10-151-2/+6
* IFC @r271694Neel Natu2014-09-171-25/+78
|\
| * Add "hw.vmm.topology.threads_per_core" and "hw.vmm.topology.cores_per_package"Neel Natu2014-08-241-24/+77
| * Fix a bug in the emulation of CPUID leaf 0x4 where bhyve was claiming thatNeel Natu2014-08-231-2/+2
* | IFC @r269962Neel Natu2014-09-021-0/+20
|\|
| * - Rework the XSAVE/XRSTOR emulation to only expose XCR0 features to theJohn Baldwin2014-05-271-0/+20
* | Bring (almost) up-to-date with HEAD.Peter Grehan2014-06-031-0/+2
|/
* Account for the "plus 1" encoding of the CPUID Function 4 reportedTycho Nightingale2014-04-111-1/+10
* Simplify APIC mode switching from MMIO to x2APIC. In part this is done toNeel Natu2014-02-201-0/+2
* Add virtualized XSAVE support to bhyve which permits guests to use XSAVE andJohn Baldwin2014-02-081-6/+76
* Add a new capability, VM_CAP_ENABLE_INVPCID, that can be enabled to exposeNeel Natu2013-10-161-2/+16
* Hide TSC-deadline APIC timer support from guests. This modePeter Grehan2013-09-171-1/+6
* Allow CPUID leaf 0xD to be read as zeroes.Peter Grehan2013-09-061-0/+1
* Make sure all CPUID values are handled, instead of exiting thePeter Grehan2013-06-281-10/+38
* Unsynchronized TSCs on the host require special handling in bhyve:Neel Natu2013-04-101-1/+18
* Requests for invalid CPUID leaves should map to the highest known leaf instead.Neel Natu2013-02-131-2/+2
* Handle CPUID leaf 0x7 now that FreeBSD is using it.Peter Grehan2012-11-201-0/+1
* Hide the monitor/mwait instruction capability from the guest until we know howNeel Natu2012-10-251-0/+6
* Add support for trapping MMIO writes to local apic registers and emulating them.Neel Natu2012-09-251-3/+19
* Until the issue of how to handle guest XCR0 state is resolved,Peter Grehan2012-05-031-0/+7
* Some tweaks to the CPUID support:John Baldwin2011-06-021-17/+59
* Changes to allow the GENERIC+bhye kernel built from this branch toPeter Grehan2011-05-191-2/+19
* Import of bhyve hypervisor and utilities, part 1.Peter Grehan2011-05-131-0/+113
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-21 11:46:35 +0000