aboutsummaryrefslogtreecommitdiff
path: root/sys/arm/arm/pl310.c
Commit message (Expand)AuthorAgeFilesLines
* arm: clean up empty lines in .c and .h filesMateusz Guzik2020-09-011-5/+0
* Revert r339421 due to unintended files included to commit.Ruslan Bukin2018-10-181-17/+0
* Support RISC-V implementations that do not manage the A and D bitsRuslan Bukin2018-10-181-0/+17
* sys/arm: further adoption of SPDX licensing ID tags.Pedro F. Giffuni2017-11-271-0/+2
* Add external PLATFORM access on arm, and use it in the pl310 driver.Andrew Turner2017-07-111-0/+30
* Disable PL310 outer cache sync for IO coherent platformsZbigniew Bodek2017-06-201-0/+14
* Execute PL310_ERRATA_727915 only for related revisionsZbigniew Bodek2017-04-181-2/+6
* Stop including fdt_common.h from the arm code when it's unneeded.Andrew Turner2016-11-141-1/+0
* Make pl310_print_config static, it's not called out of pl310.cAndrew Turner2015-11-171-1/+1
* Remove trailing whitespace from sys/arm/armAndrew Turner2015-05-241-15/+15
* - Make interrupt resource optional: some upstream FDT blobs (e.g. TI's) doOleksandr Tymoshenko2015-04-021-8/+13
* Accept the documented FDT compatible string for the PL310 cache controllerIan Lepore2014-10-241-2/+7
* Set the pl310 L2 cache driver to attach during the middle of BUS_PASS_CPU.Ian Lepore2014-08-051-27/+49
* Add cpu_l2cache_drain_writebuf(), use it to implement generic_bs_barrier().Ian Lepore2014-05-111-0/+13
* Add a public routine to set the L2 cache ram latencies. This can beIan Lepore2014-05-061-0/+29
* Call platform_pl310_init() before enabling the controller, and handle theIan Lepore2014-05-061-33/+36
* Break out the code that figures out the L2 cache geometry to its ownIan Lepore2014-05-061-10/+20
* Move the pl310.enabled tunable to hw.pl310.enabled. Clean up a few minorIan Lepore2014-05-061-4/+7
* Move duplicated code to print l2 cache config into the common code.Ian Lepore2014-04-271-0/+43
* Follow r261352 by updating all drivers which are children of simplebusIan Lepore2014-02-021-0/+3
* Invalidate the entire L2 cache before enabling it. Say whether itIan Lepore2013-10-161-0/+6
* The errata 727915 requires a different workaround for r2p0, we have toOlivier Houchard2013-07-291-13/+26
* Remove old declarations.Olivier Houchard2013-01-081-7/+0
* Release version check for erratum 727915 workaround inOleksandr Tymoshenko2013-01-071-6/+2
* Fix the build:Andrew Turner2013-01-061-11/+11
* Only work around errata when we are on a part where the erratum applies.Andrew Turner2013-01-061-19/+31
* PL310 driver update:Oleksandr Tymoshenko2012-12-311-106/+166
* Make sure the address starts on a cache line boundary.Olivier Houchard2012-11-211-1/+13
* Merging projects/armv6, part 1Oleksandr Tymoshenko2012-08-151-0/+321
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-26 15:44:10 +0000