aboutsummaryrefslogtreecommitdiff
path: root/sys/riscv/riscv/trap.c
Commit message (Expand)AuthorAgeFilesLines
* riscv: handle misaligned address exceptionsMitchell Horne2022-10-111-0/+14
* riscv: Avoid passing invalid addresses to pmap_fault()Mark Johnston2022-07-281-5/+2
* syscallarg_t: Add a type for system call argumentsBrooks Davis2022-03-281-2/+2
* riscv: fix unused var in page_fault_handler()Mitchell Horne2022-01-191-2/+2
* Revert "syscallarg_t: Add a type for system call arguments"Brooks Davis2022-01-121-2/+2
* syscallarg_t: Add a type for system call argumentsBrooks Davis2022-01-121-2/+2
* riscv: handle page faults in the unmappable regionMitchell Horne2021-10-071-0/+8
* Pass the syscall number to capsicum permission-denied signalsDavid Chisnall2021-07-161-0/+1
* Revert "Pass the syscall number to capsicum permission-denied signals"David Chisnall2021-07-101-1/+0
* Pass the syscall number to capsicum permission-denied signalsDavid Chisnall2021-07-101-0/+1
* riscv: Rename pmap_fault_fixup() to pmap_fault()Mark Johnston2021-06-061-1/+1
* arm64, riscv: remove reference to fsu_intr_faultMitchell Horne2021-05-251-2/+0
* riscv: Assert that SUM is not set in SSTATUS for exceptions.John Baldwin2021-04-211-0/+6
* riscv: handle debug.debugger_on_trap for fatal page faultsMitchell Horne2020-12-101-0/+12
* riscv: improve exception code namingMitchell Horne2020-10-241-24/+24
* Remove yet another useless assignment, adding a KASSERT just in case.Edward Tomasz Napierala2020-10-081-6/+5
* riscv: Remove outdated condition in page_fault_handlerJessica Clarke2020-10-061-2/+1
* riscv: Handle supervisor instruction page faultsJessica Clarke2020-10-061-0/+1
* riscv: De-Arm a few namesJessica Clarke2020-10-061-5/+5
* Drop useless assignment, and add a KASSERT to make sure it really was useless.Edward Tomasz Napierala2020-10-051-1/+3
* Optimize riscv's cpu_fetch_syscall_args(), making it possibleEdward Tomasz Napierala2020-10-031-9/+10
* riscv: handle access faults in user modeKristof Provost2020-10-021-0/+4
* riscv: Panic on PMP errorsKristof Provost2020-09-301-0/+3
* Get rid of sa->narg. It serves no purpose; use sa->callp->sy_narg instead.Edward Tomasz Napierala2020-09-271-2/+1
* riscv: Trap cleanup - use nitems()Nick O'Brien2020-09-231-3/+3
* RISC-V: fix some mismatched format specifiersMitchell Horne2020-09-081-2/+2
* Enable interrupts while handling trapsMitchell Horne2020-08-131-7/+16
* Trim some extraneous parentheses.John Baldwin2020-07-271-2/+2
* Set si_trapno to the exception code from scause.John Baldwin2020-07-271-4/+8
* Add missing space after switch.John Baldwin2020-07-221-2/+2
* riscv: Log missing registers in dump_regs()Kristof Provost2020-07-011-0/+5
* Fix entering KDB with dtrace-enabled kernel.Ruslan Bukin2020-05-261-4/+3
* Retire procfs-based process debugging.John Baldwin2020-04-011-1/+0
* Use csr_read() to read sstatus instead of inline assembly.John Baldwin2020-02-051-8/+4
* Improve MD page fault handlers.Konstantin Belousov2019-09-271-6/+1
* riscv trap_pfault: remove unneeded hold of the process around vm_fault() call.Konstantin Belousov2019-09-131-23/+1
* Don't pass error from syscallenter() to syscallret().John Baldwin2019-07-151-3/+2
* Include ktr.h in more compilation unitsConrad Meyer2019-05-211-0/+1
* Remove iBCS2, part2: general kernelMateusz Guzik2018-12-191-2/+0
* Replace uses of sbadaddr with stval.Mark Johnston2018-12-191-10/+10
* Add some more checking to the RISC-V page fault handler.Mark Johnston2018-12-141-18/+22
* Restrict setting PTE execute permissions on RISC-V.John Baldwin2018-11-011-2/+4
* Support RISC-V implementations that do not manage the A and D bitsRuslan Bukin2018-10-181-1/+5
* Revert r339421 due to unintended files included to commit.Ruslan Bukin2018-10-181-5/+1
* Support RISC-V implementations that do not manage the A and D bitsRuslan Bukin2018-10-181-1/+5
* Various fixes for floating point on RISC-V.John Baldwin2018-09-191-1/+6
* Remove the unused fuwintr() and suiwintr() functions.Brooks Davis2018-04-171-10/+0
* Support for v1.10 (latest) of RISC-V privilege specification.Ruslan Bukin2017-08-101-3/+9
* Move struct syscall_args syscall arguments parameters container intoKonstantin Belousov2017-06-121-4/+5
* Add RISC-V support for truss(1)Li-Wen Hsu2017-01-241-2/+2