aboutsummaryrefslogtreecommitdiff
path: root/sys/riscv/riscv/vm_machdep.c
Commit message (Expand)AuthorAgeFilesLines
* thread: Add a return value to cpu_set_upcall()Mark Johnston2023-12-261-1/+2
* sys: Automated cleanup of cdefs and other formattingWarner Losh2023-11-271-1/+0
* Add cpu_sync_core()Konstantin Belousov2023-08-231-0/+7
* sys: Remove $FreeBSD$: one-line .c patternWarner Losh2023-08-161-2/+0
* Simplify swi for bus_dma.John Baldwin2021-12-281-7/+0
* riscv: add SBI system reset extensionDanjel Qyteza2021-01-271-1/+1
* Optimize set_syscall_retval for riscv by predicting the returnEdward Tomasz Napierala2020-10-291-3/+5
* Fix global pointer relaxations in the RISC-V kernelMitchell Horne2019-06-091-17/+6
* amd64 KPTI: add control from procctl(2).Konstantin Belousov2019-03-161-0/+8
* amd64: Add md process flags and first P_MD_PTI flag.Konstantin Belousov2019-03-161-0/+7
* Implement per-CPU pmap activation tracking for RISC-V.Mark Johnston2019-02-131-3/+0
* Permit supervisor to access user VA space for certain functions only.Ruslan Bukin2018-09-051-2/+1
* o Correctly set user tls base: consider TP_OFFSET.Ruslan Bukin2018-08-021-1/+20
* Support for v1.10 (latest) of RISC-V privilege specification.Ruslan Bukin2017-08-101-2/+5
* Add full softfloat and hardfloat support for RISC-V.Ruslan Bukin2016-11-161-2/+2
* o Remove operation in machine mode.Ruslan Bukin2016-08-101-3/+4
* Update RISC-V port to Privileged Architecture Version 1.9.Ruslan Bukin2016-08-021-4/+5
* Update comments for the MD functions managing contexts for newKonstantin Belousov2016-06-161-11/+10
* There is no need to pre save tp in cpu_fork().Ruslan Bukin2016-02-171-6/+0
* Use callee-saved registers to pass args through fork_trampoline().Ruslan Bukin2016-02-171-6/+6
* Include sys/_task.h into uma_int.h, so that taskqueue.h isn't aGleb Smirnoff2016-02-091-1/+0
* Reuse gp register for pcpu pointer.Ruslan Bukin2016-02-041-1/+1
* Fix build.Ruslan Bukin2016-02-041-0/+1
* Welcome the RISC-V 64-bit kernel.Ruslan Bukin2016-01-291-0/+259