blob: 34e9cab7f0b92e1b238daa4b5a0e99192211ad94 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
[
{
"ArchStdEvent": "MEM_ACCESS"
},
{
"ArchStdEvent": "MEM_ACCESS_RD"
},
{
"ArchStdEvent": "MEM_ACCESS_WR"
},
{
"ArchStdEvent": "UNALIGNED_LDST_SPEC"
}
]
|