1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*
* $FreeBSD$
*/
/*
* Copyright 2004 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#define _ASM
#define _LOCORE
#define LOCORE
#include <sys/cpuvar_defs.h>
#include <sys/dtrace.h>
#include <machine/asm.h>
#include <machine/cpu.h>
#include <machine/cpuregs.h>
#include <machine/regnum.h>
#include "assym.s"
.set noreorder # Noreorder is default style!
/*
* Primitives
*/
.text
/*
void dtrace_membar_producer(void)
*/
LEAF(dtrace_membar_producer)
j ra
nop
END(dtrace_membar_producer)
/*
void dtrace_membar_consumer(void)
*/
LEAF(dtrace_membar_consumer)
j ra
nop
END(dtrace_membar_consumer)
/*
dtrace_icookie_t dtrace_interrupt_disable(void)
*/
LEAF(dtrace_interrupt_disable)
mfc0 t0, MIPS_COP_0_STATUS
move v0, t0
and v0, v0, MIPS_SR_INT_IE
and t0, t0, ~MIPS_SR_INT_IE
mtc0 t0, MIPS_COP_0_STATUS
j ra
nop
END(dtrace_interrupt_disable)
/*
void dtrace_interrupt_enable(dtrace_icookie_t cookie)
*/
LEAF(dtrace_interrupt_enable)
mfc0 t0, MIPS_COP_0_STATUS
beqz a0, not_enabled
or t0, t0, MIPS_SR_INT_IE
mtc0 t0, MIPS_COP_0_STATUS
not_enabled:
j ra
nop
END(dtrace_interrupt_enable)
/*
uint32_t dtrace_cas32(uint32_t *target, uint32_t cmp, uint32_t new)
*/
LEAF(dtrace_cas32)
1:
move t1, a2
ll t0, 0(a0)
bne t0, a1, 2f
nop
sc t1, 0(a0)
beqz t1, 1b
nop
2: move v0, t0
j ra
nop
END(dtrace_cas32)
/*
void *
dtrace_casptr(void *target, void *cmp, void *new)
*/
LEAF(dtrace_casptr)
1:
move t1, a2
PTR_LL t0, 0(a0)
bne t0, a1, 2f
nop
PTR_SC t1, 0(a0)
beqz t1, 1b
nop
2: move v0, t0
j ra
nop
END(dtrace_casptr)
/*
uintptr_t
dtrace_fulword(void *addr)
*/
LEAF(dtrace_fulword)
END(dtrace_fulword)
/*
uint8_t
dtrace_fuword8_nocheck(void *addr)
*/
LEAF(dtrace_fuword8_nocheck)
lbu v0, 0(a0)
j ra
nop
END(dtrace_fuword8_nocheck)
/*
uint16_t
dtrace_fuword16_nocheck(void *addr)
*/
LEAF(dtrace_fuword16_nocheck)
lhu v0, 0(a0)
j ra
nop
END(dtrace_fuword16_nocheck)
/*
uint32_t
dtrace_fuword32_nocheck(void *addr)
*/
LEAF(dtrace_fuword32_nocheck)
lw v0, 0(a0)
j ra
nop
END(dtrace_fuword32_nocheck)
/*
uint64_t
dtrace_fuword64_nocheck(void *addr)
*/
LEAF(dtrace_fuword64_nocheck)
#if defined(__mips_n64) || defined(__mips_n32)
ld v0, 0(a0)
#else
lw v1,4(a0)
lw v0,0(a0)
#endif
j ra
nop
END(dtrace_fuword64_nocheck)
/*
XXX: unoptimized
void
dtrace_copy(uintptr_t src, uintptr_t dest, size_t size)
*/
LEAF(dtrace_copy)
1:
beqz a2, 2f
nop
lbu t0, 0(a0)
sb t0, 0(a1)
PTR_ADDU a0, a0, 1
PTR_ADDU a1, a1, 1
INT_SUBU a2, a2, 1
j 1b
nop
2:
j ra
nop
END(dtrace_copy)
/*
XXX: Unoptimized. Check for flags on page boundaries only(?)
void
dtrace_copystr(uintptr_t uaddr, uintptr_t kaddr, size_t size,
volatile uint16_t *flags)
*/
LEAF(dtrace_copystr)
1:
lbu t0, 0(a0)
sb t0, 0(a1)
PTR_ADDU a0, a0, 1
PTR_ADDU a1, a1, 1
INT_SUBU a2, a2, 1
beqz t0, 2f
nop
lhu t1, (a3)
and t1, t1, CPU_DTRACE_BADADDR
bnez t1, 2f
nop
bnez a2, 1b
nop
2:
j ra
nop
END(dtrace_copystr)
/*
void dtrace_invop_init(void)
*/
LEAF(dtrace_invop_init)
/* XXX: impement it properly */
PTR_LA t0, dtrace_invop_jump_addr
/* dla t1, dtrace_invop_start */
PTR_S zero, 0(t0)
j ra
nop
END(dtrace_invop_init)
/*
void dtrace_invop_uninit(void)
*/
LEAF(dtrace_invop_uninit)
PTR_LA t0, dtrace_invop_jump_addr
PTR_S zero, 0(t0)
j ra
nop
END(dtrace_invop_uninit)
/*
uintptr_t
dtrace_caller(int aframes)
*/
LEAF(dtrace_caller)
li v0, -1
j ra
nop
END(dtrace_caller)
|
