aboutsummaryrefslogtreecommitdiff
path: root/sys/dev/qcom_mdio/qcom_mdio_ipq4018_reg.h
blob: 3be25234fceae39d4144f258596d41973c79e242 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
/*-
 * SPDX-License-Identifier: BSD-2-Clause
 *
 * Copyright (c) 2022 Adrian Chadd <adrian@FreeBSD.org>.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice unmodified, this list of conditions, and the following
 *    disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef	__QCOM_MDIO_IPQ4018_REG_H__
#define	__QCOM_MDIO_IPQ4018_REG_H__

#define	QCOM_IPQ4018_MDIO_REG_ADDR			0x44
#define	QCOM_IPQ4018_MDIO_REG_WRITE			0x48
#define	QCOM_IPQ4018_MDIO_REG_READ			0x4c
#define	QCOM_IPQ4018_MDIO_REG_CMD			0x50
#define		QCOM_IPQ4018_MDIO_REG_CMD_ACCESS_BUSY	(1U << 16)
#define		QCOM_IPQ4018_MDIO_REG_CMD_ACCESS_START	(1U << 8)
#define		QCOM_IPQ4018_MDIO_REG_CMD_ACCESS_CODE_READ	0
#define		QCOM_IPQ4018_MDIO_REG_CMD_ACCESS_CODE_WRITE	1

#define	QCOM_IPQ4018_MDIO_SLEEP_COUNT			100
#define	QCOM_IPQ4018_MDIO_SLEEP				10 /* uSec */

#endif	/* __QCOM_MDIO_IPQ4018_REG_H__ */