1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
/*-
* Copyright 2002 by Peter Grehan. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
/*
* PSIM local bus ATA controller
*/
#include "opt_ata.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/module.h>
#include <sys/bus.h>
#include <sys/malloc.h>
#include <sys/sema.h>
#include <sys/taskqueue.h>
#include <machine/stdarg.h>
#include <vm/uma.h>
#include <machine/resource.h>
#include <machine/bus.h>
#include <sys/rman.h>
#include <sys/ata.h>
#include <dev/ata/ata-all.h>
#include <dev/ofw/openfirm.h>
#include <powerpc/psim/iobusvar.h>
/*
* Define the iobus ata bus attachment. This creates a pseudo-bus that
* the ATA device can be attached to
*/
static int ata_iobus_attach(device_t dev);
static int ata_iobus_probe(device_t dev);
static int ata_iobus_print_child(device_t dev, device_t child);
struct resource *ata_iobus_alloc_resource(device_t, device_t, int, int *,
u_long, u_long, u_long, u_int);
static int ata_iobus_release_resource(device_t, device_t, int, int,
struct resource *);
static device_method_t ata_iobus_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, ata_iobus_probe),
DEVMETHOD(device_attach, ata_iobus_attach),
DEVMETHOD(device_shutdown, bus_generic_shutdown),
DEVMETHOD(device_suspend, bus_generic_suspend),
DEVMETHOD(device_resume, bus_generic_resume),
/* Bus methods */
DEVMETHOD(bus_print_child, ata_iobus_print_child),
DEVMETHOD(bus_alloc_resource, ata_iobus_alloc_resource),
DEVMETHOD(bus_release_resource, ata_iobus_release_resource),
DEVMETHOD(bus_activate_resource, bus_generic_activate_resource),
DEVMETHOD(bus_deactivate_resource, bus_generic_deactivate_resource),
DEVMETHOD(bus_setup_intr, bus_generic_setup_intr),
DEVMETHOD(bus_teardown_intr, bus_generic_teardown_intr),
{ 0, 0 }
};
static driver_t ata_iobus_driver = {
"ataiobus",
ata_iobus_methods,
0,
};
static devclass_t ata_iobus_devclass;
DRIVER_MODULE(ataiobus, iobus, ata_iobus_driver, ata_iobus_devclass, 0, 0);
static int
ata_iobus_probe(device_t dev)
{
char *type = iobus_get_name(dev);
if (strncmp(type, "ata", 3) != 0)
return (ENXIO);
device_set_desc(dev, "PSIM ATA Controller");
return (0);
}
static int
ata_iobus_attach(device_t dev)
{
/*
* Add a single child per controller. Should be able
* to add two
*/
device_add_child(dev, "ata",
devclass_find_free_unit(ata_devclass, 0));
return (bus_generic_attach(dev));
}
static int
ata_iobus_print_child(device_t dev, device_t child)
{
int retval = 0;
retval += bus_print_child_header(dev, child);
/* irq ? */
retval += bus_print_child_footer(dev, child);
return (retval);
}
struct resource *
ata_iobus_alloc_resource(device_t dev, device_t child, int type, int *rid,
u_long start, u_long end, u_long count, u_int flags)
{
struct resource *res = NULL;
int myrid;
u_int *ofw_regs;
ofw_regs = iobus_get_regs(dev);
/*
* The reg array for the PSIM ata device has 6 start/size entries:
* 0 - unused
* 1/2/3 - unused
* 4/5/6 - primary command
* 7/8/9 - secondary command
* 10/11/12 - primary control
* 13/14/15 - secondary control
* 16/17/18 - primary/secondary dma registers, unimplemented
*
* The resource values are calculated from these registers
*/
if (type == SYS_RES_IOPORT) {
switch (*rid) {
case ATA_IOADDR_RID:
myrid = 0;
start = ofw_regs[4];
end = start + ATA_IOSIZE - 1;
count = ATA_IOSIZE;
res = BUS_ALLOC_RESOURCE(device_get_parent(dev), child,
SYS_RES_MEMORY, &myrid,
start, end, count, flags);
break;
case ATA_ALTADDR_RID:
myrid = 0;
start = ofw_regs[10];
end = start + ATA_ALTIOSIZE - 1;
count = ATA_ALTIOSIZE;
res = BUS_ALLOC_RESOURCE(device_get_parent(dev), child,
SYS_RES_MEMORY, &myrid,
start, end, count, flags);
break;
case ATA_BMADDR_RID:
/* DMA not properly supported by psim */
break;
}
return (res);
} else if (type == SYS_RES_IRQ && *rid == ATA_IRQ_RID) {
/*
* Pass this on to the parent
*/
return (BUS_ALLOC_RESOURCE(device_get_parent(dev), dev,
SYS_RES_IRQ, rid, 0, ~0, 1, flags));
} else {
return (NULL);
}
}
static int
ata_iobus_release_resource(device_t dev, device_t child, int type, int rid,
struct resource *r)
{
/* no hotplug... */
return (0);
}
/*
* Define the actual ATA device. This is a sub-bus to the ata-iobus layer
* to allow the higher layer bus to massage the resource allocation.
*/
static int ata_iobus_sub_probe(device_t dev);
static device_method_t ata_iobus_sub_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, ata_iobus_sub_probe),
DEVMETHOD(device_attach, ata_attach),
DEVMETHOD(device_detach, ata_detach),
DEVMETHOD(device_resume, ata_resume),
{ 0, 0 }
};
static driver_t ata_iobus_sub_driver = {
"ata",
ata_iobus_sub_methods,
sizeof(struct ata_channel),
};
DRIVER_MODULE(ata, ataiobus, ata_iobus_sub_driver, ata_devclass, 0, 0);
static int
ata_iobus_locknoop(struct ata_channel *ch, int type)
{
return (ch->unit);
}
static void
ata_iobus_setmode(struct ata_device *atadev, int mode)
{
atadev->mode = ATA_PIO;
}
static int
ata_iobus_sub_probe(device_t dev)
{
struct ata_channel *ch = device_get_softc(dev);
/* Only a single unit per controller thus far */
ch->unit = 0;
ch->flags = (ATA_USE_16BIT|ATA_NO_SLAVE);
ch->locking = ata_iobus_locknoop;
ch->device[MASTER].setmode = ata_iobus_setmode;
ch->device[SLAVE].setmode = ata_iobus_setmode;
return ata_probe(dev);
}
|
