blob: e6e67ad07459a87e8d02c0ae9e10b08f3098e9cf (
plain) (
tree)
|
|
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog
Object Model with VPI Interface, Elaborator, Serialization, Visitor and
Listener. Used as a compiled interchange format in between SystemVerilog tools.
WWW: https://github.com/chipsalliance/UHDM
|
