diff options
| author | Yuri Victorovich <yuri@FreeBSD.org> | 2023-01-08 08:47:46 +0000 |
|---|---|---|
| committer | Yuri Victorovich <yuri@FreeBSD.org> | 2023-01-08 09:40:50 +0000 |
| commit | 019de3fad32a6d0d433f7fe672555c1e46479716 (patch) | |
| tree | 7587a6903b7c291d2c9af73aa8a18be3804af533 | |
| parent | 979bd0eec309d4141fdc1c419ac4d8d7ebd26a80 (diff) | |
| download | ports-019de3fad32a6d0d433f7fe672555c1e46479716.tar.gz ports-019de3fad32a6d0d433f7fe672555c1e46479716.zip | |
cad/py-vunit-hdl: New pert: Open source unit testing framework for VHDL/SystemVerilog
| -rw-r--r-- | cad/Makefile | 1 | ||||
| -rw-r--r-- | cad/py-vunit-hdl/Makefile | 21 | ||||
| -rw-r--r-- | cad/py-vunit-hdl/distinfo | 3 | ||||
| -rw-r--r-- | cad/py-vunit-hdl/pkg-descr | 5 |
4 files changed, 30 insertions, 0 deletions
diff --git a/cad/Makefile b/cad/Makefile index eb78c22e670e..9ac5b05745f3 100644 --- a/cad/Makefile +++ b/cad/Makefile @@ -111,6 +111,7 @@ SUBDIR += py-pyfda SUBDIR += py-pygmsh SUBDIR += py-pymtl + SUBDIR += py-vunit-hdl SUBDIR += python-gdsii SUBDIR += qcad SUBDIR += qcsxcad diff --git a/cad/py-vunit-hdl/Makefile b/cad/py-vunit-hdl/Makefile new file mode 100644 index 000000000000..71c7d9bf9eb6 --- /dev/null +++ b/cad/py-vunit-hdl/Makefile @@ -0,0 +1,21 @@ +PORTNAME= vunit-hdl +DISTVERSION= 4.6.0 +CATEGORIES= cad python +MASTER_SITES= CHEESESHOP +PKGNAMEPREFIX= ${PYTHON_PKGNAMEPREFIX} +DISTNAME= ${PORTNAME:S/-/_/}-${PORTVERSION} + +MAINTAINER= yuri@FreeBSD.org +COMMENT= Open source unit testing framework for VHDL/SystemVerilog +WWW= https://vunit.github.io/ + +LICENSE= MPL20 + +RUN_DEPENDS= ${PYTHON_PKGNAMEPREFIX}colorama>0:devel/py-colorama@${PY_FLAVOR} + +USES= python:3.6+ +USE_PYTHON= distutils autoplist pytest # 2 tests fail, see https://github.com/VUnit/vunit/issues/886 + +NO_ARCH= yes + +.include <bsd.port.mk> diff --git a/cad/py-vunit-hdl/distinfo b/cad/py-vunit-hdl/distinfo new file mode 100644 index 000000000000..4a36e544fc44 --- /dev/null +++ b/cad/py-vunit-hdl/distinfo @@ -0,0 +1,3 @@ +TIMESTAMP = 1673167323 +SHA256 (vunit_hdl-4.6.0.tar.gz) = b405a97b5da4c26c99d8c726f38594c9173c0ac3f8a0832431c8e4920d2cacdf +SIZE (vunit_hdl-4.6.0.tar.gz) = 626992 diff --git a/cad/py-vunit-hdl/pkg-descr b/cad/py-vunit-hdl/pkg-descr new file mode 100644 index 000000000000..2c5b8b031639 --- /dev/null +++ b/cad/py-vunit-hdl/pkg-descr @@ -0,0 +1,5 @@ +VUnit is an open source unit testing framework for VHDL/SystemVerilog. It +features the functionality needed to realize continuous and automated +testing of your HDL code. VUnit doesn't replace but rather complements +traditional testing methodologies by supporting a test early and often +approach through automation. Read more about VUnit. |