| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | cad/digital: Update 0.26.1 -> 0.27 | Yuri Victorovich | 2021-04-23 | 1 | -5/+5 |
| * | cad/digital: Update 0.26 -> 0.26.1 | Yuri Victorovich | 2021-02-26 | 1 | -5/+5 |
| * | cad/digital: Update 0.25 -> 0.26 | Yuri Victorovich | 2021-02-15 | 1 | -5/+5 |
| * | cad/digital: Update 0.24 -> 0.25 | Yuri Victorovich | 2020-09-06 | 1 | -5/+5 |
| * | cad/digital: Update 0.22-250 -> 0.24 | Yuri Victorovich | 2020-05-30 | 1 | -5/+5 |
| * | cad/digital: Update 0.22 -> 0.22-250 | Yuri Victorovich | 2019-07-22 | 1 | -5/+5 |
| * | New port: cad/digital: Digital logic designer and circuit simulator | Yuri Victorovich | 2019-07-22 | 1 | -0/+5 |
 |
index : ports | |
| FreeBSD ports tree |
| aboutsummaryrefslogtreecommitdiff |