aboutsummaryrefslogtreecommitdiff
path: root/cad
Commit message (Expand)AuthorAgeFilesLines
* editors/lazarus: Bump PORTREVISION of dependant portsJose Alonso Cardenas Marquez2023-03-161-1/+1
* lang/rust: Bump revisions after 1.68.0Mikael Urankar2023-03-163-1/+3
* cad/qrouter: Update 1.4.85 → 1.4.86Yuri Victorovich2023-03-152-4/+4
* cad/kicad: backport powerpc build fix from kicad-develPiotr Kubaj2023-03-141-0/+1
* cad/zcad: try to unbreak the build of the port's Qt5 flavorAlexey Dokuchaev2023-03-131-6/+6
* cad/openvsp: fix build without libompPiotr Kubaj2023-03-131-1/+7
* cad/libopencad: fix build on armv? / powerpcPiotr Kubaj2023-03-133-6/+15
* cad/kicad: update KiCad and libraries to 7.0.1Christoph Moench-Tegeder2023-03-1216-74/+174
* cad/nvc: Update 1.8.1 → 1.8.2Yuri Victorovich2023-03-122-4/+4
* cad/surelog: Add PORTSCOUT lineYuri Victorovich2023-03-111-0/+2
* cad/netgen-lvs: Update 1.5.249 → 1.5.250Yuri Victorovich2023-03-112-4/+4
* graphics/proj: Update to 9.2.0Loïc Bartoletti2023-03-091-1/+1
* PyQt: Update to latest versionsLoïc Bartoletti2023-03-094-3/+4
* cad/netgen-lvs: Update 1.5.237 → 1.5.249Yuri Victorovich2023-03-092-4/+4
* cad/surelog: Update 1.45 → 1.48Yuri Victorovich2023-03-093-23/+30
* cad/ghdl: Update 2.0.0-20230222 → 3.0.0Yuri Victorovich2023-03-093-6/+5
* cad/netgen: Update to 6.2.2302.Stephen Montgomery-Smith2023-03-082-4/+4
* cad/yosys: Update 0.26 → 0.27Yuri Victorovich2023-03-063-4/+5
* cad/svls: Update 0.2.6 → 0.2.7Yuri Victorovich2023-03-062-35/+34
* cad/verilator: Update 5.006 → 5.008Yuri Victorovich2023-03-062-5/+6
* cad/sweethome3d: update Sweet Home 3D to version 7.1Alexey Dokuchaev2023-03-062-4/+4
* cad/veryl: Update 0.5.2 → 0.5.5Yuri Victorovich2023-03-052-250/+247
* cad/veroroute: Update 2.28 → 2.29Yuri Victorovich2023-03-053-4/+5
* cad/openvsp: update to 3.32.1Fernando Apesteguía2023-03-052-4/+4
* *: Bump PORTREVISION of math/Imath usersMatthias Andree2023-03-041-1/+1
* devel/onetbb: Update to 2021.8.0Ganael LAPLANCHE2023-03-031-1/+1
* cad/gdscpp: New port: C++ library to create and read GDSII fileYuri Victorovich2023-03-025-0/+68
* cad/veryl: Update 0.5.0 → 0.5.2Yuri Victorovich2023-03-022-28/+34
* accessibility/at-spi2-core: update to 2.46.0Tobias C. Berner2023-03-0218-12/+18
* cad/zcad: mark qt5 flavor BROKENAntoine Brodin2023-02-251-0/+2
* cad/geda: unbreak the port's build (specifically, linking)Alexey Dokuchaev2023-02-247-8/+68
* cad/ghdl: Correct DISTVERSIONYuri Victorovich2023-02-232-4/+4
* cad/ghdl: Re-add port: GNU VHDL simulatorYuri Victorovich2023-02-2310-0/+347
* cad/geda: make the port's code consumable by contemporary compilersAlexey Dokuchaev2023-02-234-0/+85
* cad/py-vunit-hdl: Update 4.6.0 → 4.6.2Yuri Victorovich2023-02-233-6/+18
* cad/veryl: Update 0.3.4 → 0.5.0Yuri Victorovich2023-02-222-297/+350
* cad/verilator: Improve how python executable path is passed to the buildYuri Victorovich2023-02-221-3/+2
* cad/kicad: fix clang options on 32bit platformsChristoph Moench-Tegeder2023-02-211-0/+40
* cad/verilator: Fix wrong PYTHON3 path in installed makefileYuri Victorovich2023-02-211-2/+5
* cad/py-ocp: deprecateAntoine Brodin2023-02-201-0/+2
* cad/NASTRAN-95: deprecateAntoine Brodin2023-02-201-0/+2
* cad/geda: deprecateAntoine Brodin2023-02-201-0/+2
* cad/gtkwave: Adopt/Update to 3.3.114Nuno Teixeira2023-02-202-16/+17
* cad/hs-verismith: Add PORTSCOUT tagYuri Victorovich2023-02-191-0/+2
* cad/hs-verismith: New port: Verilog fuzzerYuri Victorovich2023-02-174-0/+370
* lang/rust: Bump revisions after 1.67.1Mikael Urankar2023-02-133-2/+3
* cad/kicad: update KiCad and libraries to 7.0.0Christoph Moench-Tegeder2023-02-1221-422/+1100
* multimedia/libvpx: update 1.13.0Jan Beich2023-02-111-0/+1
* cad/openvsp: drop unused libpthread-stubsJan Beich2023-02-111-2/+1
* cad/yosys: Update 0.25 → 0.26Yuri Victorovich2023-02-102-5/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-04-30 10:16:58 +0000