blob: 741eb3fdd9c46460be3155ac31ee8e4995a117ef (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
# Created by: Ying-Chieh Liao <ijliao@FreeBSD.org>
PORTNAME= iverilog
PORTVERSION= 11.0
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v11/
DISTNAME= verilog-${PORTVERSION}
MAINTAINER= ports@FreeBSD.org
COMMENT= Verilog simulation and synthesis tool
LICENSE= GPLv2
GNU_CONFIGURE= yes
CONFIGURE_ARGS= --disable-suffix
USES= bison compiler:c++11-lang gmake readline
.include <bsd.port.mk>
|
