blob: 2a1cef9956d7cff6171e3ec42ead0497fa9a79eb (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
|
bin/yosys
bin/yosys-config
bin/yosys-filterlib
bin/yosys-smtbmc
bin/yosys-witness
%%DATADIR%%/abc9_map.v
%%DATADIR%%/abc9_model.v
%%DATADIR%%/abc9_unmap.v
%%DATADIR%%/achronix/speedster22i/cells_map.v
%%DATADIR%%/achronix/speedster22i/cells_sim.v
%%DATADIR%%/adff2dff.v
%%DATADIR%%/anlogic/arith_map.v
%%DATADIR%%/anlogic/brams.txt
%%DATADIR%%/anlogic/brams_map.v
%%DATADIR%%/anlogic/cells_map.v
%%DATADIR%%/anlogic/cells_sim.v
%%DATADIR%%/anlogic/eagle_bb.v
%%DATADIR%%/anlogic/lutrams.txt
%%DATADIR%%/anlogic/lutrams_map.v
%%DATADIR%%/cells.lib
%%DATADIR%%/cmp2lcu.v
%%DATADIR%%/cmp2lut.v
%%DATADIR%%/coolrunner2/cells_counter_map.v
%%DATADIR%%/coolrunner2/cells_latch.v
%%DATADIR%%/coolrunner2/cells_sim.v
%%DATADIR%%/coolrunner2/tff_extract.v
%%DATADIR%%/coolrunner2/xc2_dff.lib
%%DATADIR%%/dff2ff.v
%%DATADIR%%/ecp5/arith_map.v
%%DATADIR%%/ecp5/brams.txt
%%DATADIR%%/ecp5/brams_map.v
%%DATADIR%%/ecp5/cells_bb.v
%%DATADIR%%/ecp5/cells_ff.vh
%%DATADIR%%/ecp5/cells_io.vh
%%DATADIR%%/ecp5/cells_map.v
%%DATADIR%%/ecp5/cells_sim.v
%%DATADIR%%/ecp5/dsp_map.v
%%DATADIR%%/ecp5/latches_map.v
%%DATADIR%%/ecp5/lutrams.txt
%%DATADIR%%/ecp5/lutrams_map.v
%%DATADIR%%/efinix/arith_map.v
%%DATADIR%%/efinix/brams.txt
%%DATADIR%%/efinix/brams_map.v
%%DATADIR%%/efinix/cells_map.v
%%DATADIR%%/efinix/cells_sim.v
%%DATADIR%%/efinix/gbuf_map.v
%%DATADIR%%/fabulous/arith_map.v
%%DATADIR%%/fabulous/cells_map.v
%%DATADIR%%/fabulous/ff_map.v
%%DATADIR%%/fabulous/io_map.v
%%DATADIR%%/fabulous/latches_map.v
%%DATADIR%%/fabulous/prims.v
%%DATADIR%%/fabulous/ram_regfile.txt
%%DATADIR%%/fabulous/regfile_map.v
%%DATADIR%%/gate2lut.v
%%DATADIR%%/gatemate/arith_map.v
%%DATADIR%%/gatemate/brams.txt
%%DATADIR%%/gatemate/brams_init_20.vh
%%DATADIR%%/gatemate/brams_init_40.vh
%%DATADIR%%/gatemate/brams_map.v
%%DATADIR%%/gatemate/cells_bb.v
%%DATADIR%%/gatemate/cells_sim.v
%%DATADIR%%/gatemate/inv_map.v
%%DATADIR%%/gatemate/lut_map.v
%%DATADIR%%/gatemate/lut_tree_cells.genlib
%%DATADIR%%/gatemate/lut_tree_map.v
%%DATADIR%%/gatemate/mul_map.v
%%DATADIR%%/gatemate/mux_map.v
%%DATADIR%%/gatemate/reg_map.v
%%DATADIR%%/gowin/arith_map.v
%%DATADIR%%/gowin/brams.txt
%%DATADIR%%/gowin/brams_map.v
%%DATADIR%%/gowin/cells_map.v
%%DATADIR%%/gowin/cells_sim.v
%%DATADIR%%/gowin/lutrams.txt
%%DATADIR%%/gowin/lutrams_map.v
%%DATADIR%%/greenpak4/cells_blackbox.v
%%DATADIR%%/greenpak4/cells_latch.v
%%DATADIR%%/greenpak4/cells_map.v
%%DATADIR%%/greenpak4/cells_sim.v
%%DATADIR%%/greenpak4/cells_sim_ams.v
%%DATADIR%%/greenpak4/cells_sim_digital.v
%%DATADIR%%/greenpak4/cells_sim_wip.v
%%DATADIR%%/greenpak4/gp_dff.lib
%%DATADIR%%/ice40/abc9_model.v
%%DATADIR%%/ice40/arith_map.v
%%DATADIR%%/ice40/brams.txt
%%DATADIR%%/ice40/brams_map.v
%%DATADIR%%/ice40/cells_map.v
%%DATADIR%%/ice40/cells_sim.v
%%DATADIR%%/ice40/dsp_map.v
%%DATADIR%%/ice40/ff_map.v
%%DATADIR%%/ice40/latches_map.v
%%DATADIR%%/ice40/spram.txt
%%DATADIR%%/ice40/spram_map.v
%%DATADIR%%/include/backends/cxxrtl/cxxrtl.h
%%DATADIR%%/include/backends/cxxrtl/cxxrtl_capi.cc
%%DATADIR%%/include/backends/cxxrtl/cxxrtl_capi.h
%%DATADIR%%/include/backends/cxxrtl/cxxrtl_vcd.h
%%DATADIR%%/include/backends/cxxrtl/cxxrtl_vcd_capi.cc
%%DATADIR%%/include/backends/cxxrtl/cxxrtl_vcd_capi.h
%%DATADIR%%/include/backends/rtlil/rtlil_backend.h
%%DATADIR%%/include/frontends/ast/ast.h
%%DATADIR%%/include/frontends/ast/ast_binding.h
%%DATADIR%%/include/frontends/blif/blifparse.h
%%DATADIR%%/include/kernel/binding.h
%%DATADIR%%/include/kernel/celledges.h
%%DATADIR%%/include/kernel/celltypes.h
%%DATADIR%%/include/kernel/consteval.h
%%DATADIR%%/include/kernel/constids.inc
%%DATADIR%%/include/kernel/ff.h
%%DATADIR%%/include/kernel/ffinit.h
%%DATADIR%%/include/kernel/fstdata.h
%%DATADIR%%/include/kernel/hashlib.h
%%DATADIR%%/include/kernel/log.h
%%DATADIR%%/include/kernel/macc.h
%%DATADIR%%/include/kernel/mem.h
%%DATADIR%%/include/kernel/modtools.h
%%DATADIR%%/include/kernel/qcsat.h
%%DATADIR%%/include/kernel/register.h
%%DATADIR%%/include/kernel/rtlil.h
%%DATADIR%%/include/kernel/satgen.h
%%DATADIR%%/include/kernel/sigtools.h
%%DATADIR%%/include/kernel/utils.h
%%DATADIR%%/include/kernel/yosys.h
%%DATADIR%%/include/libs/ezsat/ezminisat.h
%%DATADIR%%/include/libs/ezsat/ezsat.h
%%DATADIR%%/include/libs/fst/fstapi.h
%%DATADIR%%/include/libs/json11/json11.hpp
%%DATADIR%%/include/libs/sha1/sha1.h
%%DATADIR%%/include/passes/fsm/fsmdata.h
%%DATADIR%%/intel/common/altpll_bb.v
%%DATADIR%%/intel/common/brams_m9k.txt
%%DATADIR%%/intel/common/brams_map_m9k.v
%%DATADIR%%/intel/common/ff_map.v
%%DATADIR%%/intel/common/m9k_bb.v
%%DATADIR%%/intel/cyclone10lp/cells_map.v
%%DATADIR%%/intel/cyclone10lp/cells_sim.v
%%DATADIR%%/intel/cycloneiv/cells_map.v
%%DATADIR%%/intel/cycloneiv/cells_sim.v
%%DATADIR%%/intel/cycloneive/cells_map.v
%%DATADIR%%/intel/cycloneive/cells_sim.v
%%DATADIR%%/intel/max10/cells_map.v
%%DATADIR%%/intel/max10/cells_sim.v
%%DATADIR%%/intel_alm/common/abc9_map.v
%%DATADIR%%/intel_alm/common/abc9_model.v
%%DATADIR%%/intel_alm/common/abc9_unmap.v
%%DATADIR%%/intel_alm/common/alm_map.v
%%DATADIR%%/intel_alm/common/alm_sim.v
%%DATADIR%%/intel_alm/common/arith_alm_map.v
%%DATADIR%%/intel_alm/common/bram_m10k.txt
%%DATADIR%%/intel_alm/common/bram_m10k_map.v
%%DATADIR%%/intel_alm/common/bram_m20k.txt
%%DATADIR%%/intel_alm/common/bram_m20k_map.v
%%DATADIR%%/intel_alm/common/dff_map.v
%%DATADIR%%/intel_alm/common/dff_sim.v
%%DATADIR%%/intel_alm/common/dsp_map.v
%%DATADIR%%/intel_alm/common/dsp_sim.v
%%DATADIR%%/intel_alm/common/lutram_mlab.txt
%%DATADIR%%/intel_alm/common/megafunction_bb.v
%%DATADIR%%/intel_alm/common/mem_sim.v
%%DATADIR%%/intel_alm/common/misc_sim.v
%%DATADIR%%/intel_alm/common/quartus_rename.v
%%DATADIR%%/intel_alm/cyclonev/cells_sim.v
%%DATADIR%%/machxo2/arith_map.v
%%DATADIR%%/machxo2/brams.txt
%%DATADIR%%/machxo2/brams_map.v
%%DATADIR%%/machxo2/cells_bb.v
%%DATADIR%%/machxo2/cells_io.vh
%%DATADIR%%/machxo2/cells_map.v
%%DATADIR%%/machxo2/cells_sim.v
%%DATADIR%%/machxo2/lutrams.txt
%%DATADIR%%/machxo2/lutrams_map.v
%%DATADIR%%/mul2dsp.v
%%DATADIR%%/nexus/arith_map.v
%%DATADIR%%/nexus/brams.txt
%%DATADIR%%/nexus/brams_map.v
%%DATADIR%%/nexus/cells_map.v
%%DATADIR%%/nexus/cells_sim.v
%%DATADIR%%/nexus/cells_xtra.v
%%DATADIR%%/nexus/dsp_map.v
%%DATADIR%%/nexus/latches_map.v
%%DATADIR%%/nexus/lrams.txt
%%DATADIR%%/nexus/lrams_map.v
%%DATADIR%%/nexus/lutrams.txt
%%DATADIR%%/nexus/lutrams_map.v
%%DATADIR%%/nexus/parse_init.vh
%%DATADIR%%/pmux2mux.v
%%DATADIR%%/python3/smtio.py
%%DATADIR%%/python3/ywio.py
%%DATADIR%%/quicklogic/abc9_map.v
%%DATADIR%%/quicklogic/abc9_model.v
%%DATADIR%%/quicklogic/abc9_unmap.v
%%DATADIR%%/quicklogic/cells_sim.v
%%DATADIR%%/quicklogic/lut_sim.v
%%DATADIR%%/quicklogic/pp3_cells_map.v
%%DATADIR%%/quicklogic/pp3_cells_sim.v
%%DATADIR%%/quicklogic/pp3_ffs_map.v
%%DATADIR%%/quicklogic/pp3_latches_map.v
%%DATADIR%%/quicklogic/pp3_lut_map.v
%%DATADIR%%/sf2/arith_map.v
%%DATADIR%%/sf2/cells_map.v
%%DATADIR%%/sf2/cells_sim.v
%%DATADIR%%/simcells.v
%%DATADIR%%/simlib.v
%%DATADIR%%/smtmap.v
%%DATADIR%%/techmap.v
%%DATADIR%%/xilinx/abc9_model.v
%%DATADIR%%/xilinx/arith_map.v
%%DATADIR%%/xilinx/brams_defs.vh
%%DATADIR%%/xilinx/brams_xc2v.txt
%%DATADIR%%/xilinx/brams_xc2v_map.v
%%DATADIR%%/xilinx/brams_xc3sda.txt
%%DATADIR%%/xilinx/brams_xc3sda_map.v
%%DATADIR%%/xilinx/brams_xc4v.txt
%%DATADIR%%/xilinx/brams_xc4v_map.v
%%DATADIR%%/xilinx/brams_xc5v_map.v
%%DATADIR%%/xilinx/brams_xc6v_map.v
%%DATADIR%%/xilinx/brams_xcu_map.v
%%DATADIR%%/xilinx/brams_xcv.txt
%%DATADIR%%/xilinx/brams_xcv_map.v
%%DATADIR%%/xilinx/cells_map.v
%%DATADIR%%/xilinx/cells_sim.v
%%DATADIR%%/xilinx/cells_xtra.v
%%DATADIR%%/xilinx/ff_map.v
%%DATADIR%%/xilinx/lut_map.v
%%DATADIR%%/xilinx/lutrams_xc5v.txt
%%DATADIR%%/xilinx/lutrams_xc5v_map.v
%%DATADIR%%/xilinx/lutrams_xcu.txt
%%DATADIR%%/xilinx/lutrams_xcv.txt
%%DATADIR%%/xilinx/lutrams_xcv_map.v
%%DATADIR%%/xilinx/mux_map.v
%%DATADIR%%/xilinx/urams.txt
%%DATADIR%%/xilinx/urams_map.v
%%DATADIR%%/xilinx/xc3s_mult_map.v
%%DATADIR%%/xilinx/xc3sda_dsp_map.v
%%DATADIR%%/xilinx/xc4v_dsp_map.v
%%DATADIR%%/xilinx/xc5v_dsp_map.v
%%DATADIR%%/xilinx/xc6s_dsp_map.v
%%DATADIR%%/xilinx/xc7_dsp_map.v
%%DATADIR%%/xilinx/xcu_dsp_map.v
|
