aboutsummaryrefslogtreecommitdiff
path: root/sys/arm/arm/cpuinfo.c
Commit message (Expand)AuthorAgeFilesLines
* Remove the pre-ARMv6 and pre-INTRNG code.Michal Meloun2020-11-291-11/+0
* arm: clean up empty lines in .c and .h filesMateusz Guzik2020-09-011-1/+0
* Mark more nodes as CTLFLAG_MPSAFE or CTLFLAG_NEEDGIANT (17 of many)Pawel Biernacki2020-02-261-2/+2
* Implement mitigation for Spectre version 2 attacks on ARMv7.Michal Meloun2018-01-271-0/+199
* Fix spelling.Michal Meloun2017-10-211-2/+2
* Fullify implementation of AT_HWCAP and AT_HWCAP2 for ARMv6,7.Michal Meloun2017-10-211-0/+46
* Manually load tunable CPU quirks.Michal Meloun2017-06-171-0/+9
* Implement tunable CPU quirks.Michal Meloun2017-06-131-1/+47
* ARM: Split identify_arm_cpu() into ARMv4 and ARMv6 variant.Michal Meloun2016-10-091-0/+5
* ARM: Add identifiers for ARM Cortex v8 and Marvell Sheeva v7 cores.Michal Meloun2016-10-061-1/+5
* Read the Multiprocessing Extensions bit from the Multiprocessor AffinityAndrew Turner2016-10-041-0/+2
* ARM: Introduce new cpu-v4.h header and move all ARMv4 specific codeMichal Meloun2016-02-051-2/+5
* Set the correct values in the arm aux control register, based on chip type.Ian Lepore2015-10-191-0/+79
* Remove trailing whitespace from sys/arm/armAndrew Turner2015-05-241-4/+4
* Retrieve the cache parms in the proper arch-specific way.Ian Lepore2015-05-151-2/+11
* Add minimum cache line sizes to struct cpuinfo, use them in the new cacheIan Lepore2015-03-091-1/+14
* Add logic for handling new-style ARM cpu ID info.Ian Lepore2015-02-141-2/+6
* Add new code to read and parse cpu identification data using the new CPUIDIan Lepore2014-12-281-0/+121